Texas Instruments 990 User manual

TEXAsINSTRUMENTS O
Improving Man's Effectiveness Through Electronics
Model 990 Computer
Prototyping System
Operation Guide
MANUAL NO. 945255-9701
ORIGINAL ISSUE 1 MAY 1976
Digital Systems Division

© Texas Instruments Incorporated 1976
All Rights ReServed
The information and/or drawings set forth in this document and all rights in and
to inventions disclosed herein and patents which might be granted thereon disclos-
ing or employing the materials, methods, techniques or apparatus described herein
" are the exclusive property of" Texas Instruments Incorporated.
No disclosure of the information or drawings shall be made to any other person or
organization without the
pri~r consent of Texas Instruments Incorporated.
INSERT LATEST CHANGED PAGES DESTROY SUPERSEDED PAGES
LIST Of EFfECTIVE PAGES
Note: The portion of the text affected by the changes is
indicated by a vertical bar in the outer margins of
the
page,
Model 990 Computer Prototyping System Operation Guide (945255-9701)
Original Issue. 1May 1976
Total number of pages in this publication is 254 consisting of the following:
PAGE CHANGE PAGE CHANGE PAGE CHANGE
NO.
NO. NO.
NO. NO.
NO.
Cover 0 A-I - A-2
."
0
Eff. Pages
0 B-l -
B-8
0
iii-x.
0 C-l - C-8
0
1-1 -1-14 0 D-l -D-12 0
2-1 -2-14 0 E-l -E-2 0
3-1 -3-74 0
F-1 -F-2 0
4-1 -4-24 0 G-! -
G-4
0
5-1 -5-6 0 Alphabetical Index
Div . 0
6·1 -
6-8
0 Index-l -Index-8 . 0
7-1 -7-36 0 User's Response. 0
8-1 -8-4 0 Business Reply 0
9·1 -9-4 0 Cover Blank 0
10-1 -10-24 0 Cover . 0
11-1 -11-6 . 0

~.-------
~ 945255-9701
PREFACE
This manual describes the 990 Prototyping System and
gives instructions for installing and
operating
it on the Model 990/4 Computer. It provides detailed descriptions of the individual
modules that comprise the system software and includes techniques for using them.
This publication is intended for users of the 990 Prototyping System package: users who are
developing applications programs for the 990/4 Computer, the 990/10 Computer, and the
TMS9900 Microprocessor, and users who generate and test read-only memory (ROM) resident
programs for use with the TMS9900 Microprocessor.
The information in this manual is divided into the following sections:
i. General Description -Briefly describes the 990 Prototyping System Software, the
modules. in
the system, and the hardware components that support it.
II. System· Installation and Operation -Gives the sources
of information on unpacking,
installing and operating the supporting hardware, with appropriate references. Step-by-
step procedures for installing the software, loading the software modules, and operating
the modules are included. Interrupts and single instruction execution are explained.
III. Debug Monitor -Describes the I/O operations, loading methods, debugging modes,
and operator commands
of the debug monitoT. Debugging techniques are discussed at
length. The commands are explained and detailed descriptions
of each of the com-
mands are included. Detailed descriptions
of the supervisor calls follow.
IV. Text Editor -Presents detailed loading, initialization and editing procedures for the
text editor. This section includes descriptions of each of the text editor commands.
Explanations
of printed messages and a source program example are also included.
V. One-Pass Assembler -Gives a general description of the assembler and details the
. procedures for loading and operating it. The operation discussion covers
input/output
and printed messages. Directives and pseudo-instructions are briefly discussed, error
messages are explained, and an example
of printed output is included.
VI. Object Code Formats -Explains the two object code formats: standard 990 object
code and compressed absolute format object code.
VII. PROM Programmer -Describes the functions and capabilities of the PROM Pro-
grammer software module, the data configurations
that it handles, and the procedure
for programming PROMs.
the section includes detailed descriptions of PROM Pro-
gramrrier commands and gives examples
of the use of commands. Example programs
are included.
VIII. BNPF Dump Module -Explains how to use the BNPF Dump overlay module. Presents
a detailed description
of the data format and the commands.
IX. HIGH/LOW Dump Module -Explains how to use the HIGH/LOW Dump overlay.
Presents a detailed description
of the data format and the commands.
iii
Digital Systems Division

~.o. _____ _
~ ~52S5-9701
X.
System Operation and Debugging Example -Presents a complete example that illus-
trates assembly, loading, debugging and editing. An explanation
of each phase of the
example program
is included.
XI. PROM Programming Examples -Presents examples
of procedures for programming
PROMs.
The appendixes cover compatibility of the Prototyping System with the DXIO operating system,
an explanation
of the stand-alone programming procedure, the character set used in the assembly
language and in data terminal input/output, a summary
of commands and directives, and a list of
error messages. The appendixes also include an explanation of memory and PROM mapping
parameters and tables
of information related to PROM programming.
The following publications contain additional information needed
to use the 990 Prototyping
System.
Title
Model 990/4 ComputerSystem Hardware
Reference Manual
Model 990 Computer TMS9900 Microprocessor
Assembly Language Programmer~s Guide
Model 990 Computer Model
733 ASR/KSR Data
Terminal Installation and Operation
Model 990 Computer PROM Programming Module
Installation and Operation
Model 990 Computer Programming Card
iv
Manual Number
945251-9701
943441-9701
945259-9701
945258-9701
943440-9701
Digital Systems Division .

~-----,---~---
Paragraph
1.1
1.2
1.2.1
1.2.2
1.3
1.4
1.4.1
1.4.2
1.4.3
1.4.4
1.4.5
1.5
2.1
2.2
2.3
2.4
2.5
2.5.1
2.5.2
2.5.3
2.6
2.7
2.8
2.9
2.9.1
,2.9.2
'2.9.3
2.10
2.10.1 "
2.l0.2
2.11
2.11.1
2.11.2
" 2.l1.3
3.1
3.2
3.2.1
3.2.2
3.3
-3.3.1
TABLE OF CONTENTS
Tide
SECTION L GENERAL DESCRIPTION
Introduction
Purpose and Capabilities of the System
Prototyping System Software Description
Hardware Configuration Required for System Software
System Part Numbers
Software Modules
General
Debug Monitor (PX9MTP)
Monitor Overlay Functions
User Area System Programs
Programmer Panel and 733 ASR
ROM Loader Firmware
Prototyping Process
SECTION II. SYSTEM INSTALLATION AND OPERATION
Introduction .......... .
Unpacking and Installation
of Hardware
Hardware Operation ....... .
Prototyping System Software Cassette Generation
Using the 733 ASR
ROM Loader ...... .
Loading Standard 990 Object Modules
Loading Compressed Abs()lute Fortnat Object Modules'
Loading the Monitor . . . . . . . . . . .
Operating the Monitor .......... .
Entering CO.mmands on the Terminal Keyboard
Input/Output and Logical Unit Assignments
Loading and Executing Programs , .. . . . . .
Loading ............... .
User Program Interface with System Software
Executing a User Program ..... .
Interrupts and Single Instruction Execution
Interrupts
...... .
Single Instruction Execution
Write Protect
...... .
Setting a Write Protect Region
Protect Violation Flag
Protecting the Monitor . . .
. ~.
. ~ .'
.~. a
SECTION III. rDEBUGMONITOR
Introduction
General Description
Input/Output Operations
Methods for Loading Programs
Debug Functions
Debugging Modes .....
v
.;
.~ ,
Page
1-1
1-1
1-1
1-2
1"5
1-5
1-6
1-8
.1-10
.1-12
.1-12
.1-13
2-1
2-1
2-3
,2-3
2-5
2-5
2-7
2-7
2-8
2-8
2-8
2-8
2-9
2-9
.' 2-q
.2-10
.2-10
.2-10
.2-11
.2-11
.2.11
.2-13
3-1
3-1
3-3
3-3
3-3
3-4
Digital Systems, Division

~------
Paragraph
3.3.2
3.3.3
3.4
3.4.1
3.4.2
3.4.3
3.4.4
3.4.5
3.4.6
3.4.7
3.4.8
3.4.9
3.4.10
3.4.11
3.4.12
3.4.13
3.4.14
3.4.15
3.4.16
3.4.17
3.4.18
3.4.19
3.4.20
3.4.21
3.4.22
3.4.23
3.4.24
3.4.25
3.4.26
3.4.27
3.4.28
3.4.29
3.4.30
3.4.31
3.4.32
3.5
3.5.1
3.5.2
3.5.3
3.6
3.6.1
3.6;2
3.6.3
TABLE OF CONTENTS (Continued)
Comparison of Debugging Modes
Summary ....
Keyboard Commands .
General
.....
Assign LUND (AL)
Load Program (LP)
Load Overlay (OY)
Load PROM Programmer (PL)
Link and Load Program (LL)
Dump in Absolute
Format (DP)
Title
Load Program in Compressed Absolute Format with Upfront Loader (LV)
Load Program in Compressed Absolute
Format (LA)
Execute User Program Directly (EX) . . . . .
Execute User Program under SIB or Trace (RV)
Modify Memory (MM)
Inspect Memory
(1M)
Modify Registers (MR)
Inspect Registers (IR)
Modify Workspace Registers
(MW)
Inspect Workspace Registers (IW)
Modify CRU Register (MC) .
Inspect CRU
Input Lines (IC)
Set Snapshot (SS) . .
Inspect Snapshot (IS)
Clear Snapshot (CS) .
Set Breakpoint (SB) .
Clear Breakpoint (CB)
Set Trace Defmition (ST)
Set Trace Region (SR) .
Clear Trace Region (CR)
Find Byte (FB)
... .
Find Word
(FW) . . . .
Hexadecimal Arithmetic (HA)
Set Write Protect Region (SP)
Clear Write Protect Region (CP)
Supervisor Calls .. .
Introduction
.... .
I/O Supervisor Calls
Non-I/O Supervisor Calls
Debugging Techniques
General Debugging Techniques
Specific Debugging Techniques
Patching ......... .
Page
3-4
3-5
3-5
3-5
.3-10 .
.3-11
.3-12
.3-13
.3-14
.3-26
.3-28
.3-29
.3-30
.3-31
.3-33
.3-33
.3-34
.3-35
.3-36
.3-36
.3-37
.3-39
.3-40
.3-41
.3-43
.3-44
.3-45
.3-46
.3-50
.3-53
.3-54
.3-56
.3-57
.3-58
.3-59
.3-59
.3-59
.3-60
.3-63
.3-66
.3-66
.3-68
.3-70
vi Digital
Systems Divis/on .

~---"--------
Paragraph
4.1
4.2
4.3
4.3.1
4.3.2
4.3.3
4.3.4
4.4
4.4.1
4.4.2
4.4.3
4.4.4
4.4.5
4.4.6
4.5
4.5.1
4.5.2
4.5.3
4.5.4
4.5.5
4.5.6
4.6
4.6.1
4.6.2
4.7
4.7.1
4.7.2
4.8
5.2
5.2
5.3
5.4
5.4.1
5.4.2
5.5
5.5.1
5.5.2
5.6
5.7
5.7.1
5.7.2
TABLE OF CONTENTS (Continued)
Title
SECTION IV. TEXT EDITOR
Introduction
General Description
.............. .
Loading and Initialization Procedures for the Text Editor
Loading
..... .
Starting Execution . .
Initialization Messages
Final Message . . . .
Text Editing Procedures
Copying from One Tape Cassette to Another
Movement
of Pointer . . . . .
Moving Lines
to or From Buffer .
Handling
of File Data Formats
Combining Source or Object Files
Creating New Programs
Commands
General
Setup Commands
Pointer Commands
Edit Commands .
Print Commands .
Output Commands
Messages .....
Error Messages
Warning Messages
Source Program Editing Example
Description
of Program .
Explanation
of Example
Editing Object Code
SECTION V. ONE-PASS ASSEMBLER
Introduction
General Description
...... .
Loading Procedure for the Assembler
Assembler Operation . . . . .
Input and Output . . . . . .
PX9ASM Operation Messages
Directives and Pseudo-Instructions
Assembler Directives
Pseudo-Instructions
Error Messages
Printed Output
Source Listing
Object Code
vii
Page
4.1
4-1
4-2
4-2
4-2
4-2
4-3
4-3
4-3
4-3
4-4
4-4
4-5
4-5
4-7
4-7
4-8
4-9
.4-10
.4-13
.4-14
.4-15
.4-15
.4-16
.4-17
.4-17
.4-17
.4-20
5-1
5-1
5-1
5-2
5-2
5-2
5-3
5-3
5-3
5-3
5-4
5-5
5-6
Digital Systems Division

~-'---------
Paxagraph
6.1
6.2
6.3
6.4
6.4.1
6.4.2
7.1
7.2
7.2.1
7.2.2
7.2.3
7.2.4
7.3
7.4
7.4.1
7.4.2
7.4.3
7.4.4
7.4.5
7.5
7.5.1
7.5.2
7.5.3
7.6
7.6.1
7.6.2
7.6.3
7.7
7.7.1
7.7.2
7.7.3
7.7.4
7.7.5
7.7.6
7.7.7
8.1
8.2
8.3
8.3.1
8.3.2
TABLE OF CONTENTS (Continued)
Title
SECTION VI. OBJECT CODE FORMATS
Introduction . . . . . . . . . . . . . .
Standard
990 Object Code ......... .
Procedure for Changing Standard 990 Object Code
Compressed Absolute
Format Object Code
Basic Tag
Format
Extended Tag Formats . . . . . . . .
SECTION VII. PROM PROGRAMMER
Introduction
General Description
Functions and Capabilities
Standard Control Information Cassette
Programming Standard Versus Nonstandard Data Configurations
PROM Programmer Functions . . .
PROM Programmer Loading Procedure
PROM Programming Process . . . .
Bit String Width . . . . . . . .
Memory and PROM/ROM Bounds
PROM/ROM Characteristics . . .
Mapping Parameters
..... .
Examples Using One, Two, and Three-level Looping
Commands
.......... .
PROM Programmer Standard (PS)
PROM Programmer (PP)
PROM Programmer Sub
commands
Programming Considerations . . . .
Standardizing Nonstandard Memory and PROM Configurations
Programming EPROMs . . . . . . . . . . . . . . . . .
Creating PROMs for Memory Addresses
not in Hardware Configuration
Programming Examples
Example 1
Example 2
Example 3
Example 4
Example 5
Example 6
Example 7
SECTION VIII. BNPF DUMP MODULE
Functions and Operation
BNPF Format . . . . . . . . .
BNPF Dump Commands
Perform BNPF Operation (DB)
DB Subcommands . . . . . .
viii
Page
6-1
6-1
6-4
6-5
6-6
6-6
7-1
7-1
7-1
7-2
7-2
7-3
7-3
7-3
7-4
7-4
7-4
7-4
7-6
7-9
7-9
.7-10
.7-10
.7-23
.7-23
.7-23
.7-25
.7-25
.7-25
.7-27
.7-27
.7-29
.7-31
.7-32
.7-33
8-1
8-1
8-1
8-1
8-2
Digital Systems Division

~------~-------------------
Paragraph
9.1
9.2
9.3
9.3.1
9.3.2
10.1
10.2
10.3
lOA
10.5
10.6
ILl
11.2
11.3
Appendix
A
B
C
D
E
F
G
Figure
546,1-1
1-2
1-3
1-4
2-1
2-2
2-3
TABLE OF CONTENTS (Continued)
Title
SECTION IX. HIGH/LOW DUMP MODULE
Functions and Operation
HIGH/LOW
Format
HIGH/LOW Dump Commands
Perform HIGH/LOW Operation (HL)
HL Subcommands . . . . . . . .
Page
9-1
9-1
9-2
9-2
9-2
SECTION X. SYSTEM OPERATION AND DEBUGGING EXAMPLE
Introducation . . . . . . . . .
Assembling Modules with PX9ASM
Loading Modules with PX9LAL
Debugging the Program . . . . .
Editing with PX9EDT
.....
Reassembling, Relinking and Loading Modules and Executing the Program
SECTION XI. PROM PROGRAMMING EXAMPLES
Introduction
Example 1
Example 2
APPENDIXES
Compatibility with DXI0
Standalone Programming
Character Set
Commmand and Directive Summary
Error Messages
Memory
and PROM Mapping
Additional User Tables . . .
Title
LIST OF ILLUSTRA nONS
Title
990 Prototyping System Hardware Block Diagram
Hardware Memory Configuration . . . . . . . .
Trap Addresses
.............. .
990 Prototyping System Software Memory Configuration
Cabling Diagram,
990 Prototyping System . . . . .
Controls and Indicators Used in Loading Procedures
CRU
Output Data Format .......... .
ix
.10-1
.10-1
.10-9
10-11
10-15
10-16
.11-1
.11-1
.11-3
Page
· A-I
· B-1
· C-l
· D-I
E-l
F-I
·
G·l
Page
1·2
1·3
1-4
1·9
2-2
2·6
.2·12
Digital Systems Division

~---~" ------
Figure
3-1
3-2
6-1
6-2
6-3
6-4
7-1
7-2
7-3
7-4
7-5
7-6
7-7
Table
-1
1-2
3-1
3-2
5-1
6-1
TABLE OF CONTENTS (Continued)
Title
Trace Region Procedure of Lower Region Number
Using Both Trace and SIE
Object Code Example
External Reference Example
Basic Tag Format
Extended Tag Formats
..
Transfer of Data from Memory into PROM
Mapping Example 1
Mapping Example 2
Mapping Example 3
Mapping Example 4
Mapping Example 5
Mapping Example 7
LIST OF TABLES
Title
Prototyping System Part Numbers . . . . . . . . .
Part Numbers
of Hardware Required in 990 Prototyping System
Monitor Keyboard Commands
List of Supervisor Calls
PX9 ASM Error Codes
Object Output Tags Supplied by Assemblers
x
Page
.3-69
.3-70
6-1
6-4
6-6
6-7
7-5
.7-26
.7-28
.7-28
.7-30
.7-32
.7-35
Page
1-6
1-7
3-2
.3-60
5-4
6-2
Digita/Systems Division,

~-------
~ 945255-9701
SECTION I
GENERAL DESCRIPTION
1.1 INTRODUCTION
This section presents an overview of the 990 Prototyping System hardware and software. The
first portion
of the section describes the purpose and capabilities of the system software. The
equipment in
the hardware configuration that supports the system software is identified and
briefly discussed. The following paragraphs identify the sources
of information required to install
and operate the hardware, present the memory requirements and configurations for the 990/4
computer, and list the part numbers for the 990 Prototyping System hardware and software
components.
The remainder of the section describes the modules that comprise the system software. These
/ modules include the debug monitor, monitor overlay functions, text editor, one-pass assembler,
, / programmer panel and 733 ASR ROM loader firmware, PROM programmer, BNPF Dump
Module, and HIGH/LOW Dump Module. Memory requirements and loaders are also discussed,
and the prototyping process
is described.
1.2 PURPOSE AND CAPABILITIES OF THE SYSTEM
The 990 Prototyping System Software provides interactive generation and development of
applications programs for all members of the 990 Computer Family. It operates on the Model
990/4 Computer. The Prototyping System Software package supports up to 28K words of
memory.
With this system, the user can develop capabilities previously reserved for electromechanical
devices, discrete logic
or conventional integrated circuits.
In addition
to applications program development, it is particularly suited to generation and
testing
of firmware (software resident in read-only memory) programs for use with the TMS9900
microprocessor.
1.2.1 PROTOTYPING SYSTEM SOFTWARE DESCRIPTION. The purpose
of the Prototyping
System Software
is to provide the capability to generate, edit, assemble, load and debug user
programs for software applications and firmware generation. In addition to the debug functions,
the Debug Monitor provides supervisor calls
to perform input/output (I/O) operations on the 733
ASR Data Terminal and utility routines such
as decimal ASCII to binary, hexadecimal ASCII to
binary, binary
to decimal ASCII, and binary to hexadecimal ASCII conversion routines. Overlays
to the Debug Monitor provide a program trace package, a linking loader, and the capability to
dump a program in memory
to tape in a compressed absolute format and load it back into
memory. In addition, overlays provide a PROM programmer package and BNPF and HIGH/LOW
dump programs. The BNPF and HIGH/LOW dump programs provide the capability to create
cassette tapes in BNPF or HIGH/LOW format (formats that encode sequences
of bits) for
prototyping applications. The BNPF overlay also provides the capability to load BNPF format
tapes back into memory.
The system software package
is available in object format on a read-only magnetic tape cassette
and in source format on punched cards; however, the system source must be assembled and
linked using a
990/ I0 Program Development System. The system software provides source and
object compatibility with other 990 systems.
1-1
Digital Systems Division

)175\ ______ _
~ 945255-9701
1.2.2 HARDWARE CONFIGURATION REQUIRED FOR SYSTEM SOFTWARE. The Proto-
typing System Software requires
the following hardware configuration:
• Computer -the 990/4 microcomputer. The computer has access to dynamic random
access memory (RAM) and on-board read-only memory (ROM)
as described in para-
graph
1. 2. 2.1. A chassis, power supply and packaging is available with the computer.
• 733 ASR Data Terminal
• Programmer Panel
• PROM Programming Module (optional)
A simplified block diagram
of the hardware configuration is shown in figure 1-1.
1.2.2.1 Model
990/4 Computer. The Model 990/4 Computer consists of the 990/4 micro-
computer
on a single printed circuit card, one or more memory expansion cards, and a chassis
and power supply. The
990/4 microcomputer circuit card contains the CPU, 4K words of
on-board dynamic random access memory, and up to lK of ROM or static RAM.
Detailed information on the Model 990/4 Computer may be found in the Model 990/4 Computer
System Hardware Reference Manual, Manual No. 945251-9701.
990/4
COMPUTER
(NOTE 1)
9900
BUS
MEMORY
EXPANSION
(NOTE 2)
(B)133277
PROGRAMMER
PANEL
733 ASR
DATA TERM INAL
~----------~------------------~ __ ----":CRU BUS
NOTES
1. WITH 4096 WORDS OF DYNAMIC RAM. AND 512 WORDS
OF ROM. (THE SELF-TEST FEATURE IS STANDARD.)
2. WITH 4096 WORDS OF DYNAMIC RAM. EXPANDABLE TO
20K WORDS FOR A SYSTEM TOTAL OF 24K WORDS.
MEMORY WRITE PROTECT AND MEMORY PARITY FEATURE
ARE INCLUDED.
Figure 1-1. 990 Prototyping System Hardware Block Diagram
1-2 Digital Systems Division

·~ ____ 9_4_52_5_5_-9_7_01 ______________________________________________ ___
Central Processing Unit. The 990/4 CPU has the following characteristics:
• Eight interrupts (up to seven external and a power-up trap)
• Real-time clock
• Communications Register Unit (CRU) interface for I/O
• Direct Memory Access (DMA) interface for extended memory, which can be used for
processor-independent I/O (when a user-designed controller
is implemented)
• Self-test routine
• Fault indicator
Memory. The minimum memory required for the Prototyping System Software
is 4096 words of
on-board dynamic RAM, 512 words of on-board ROM for the 733 ASR loader and the self-test
feature, and 4096 words
of dynamic RAM on a memory expansion circuit card. The expansion
card may be expanded
to 20K words, giving a total of 24K words of dynamic RAM in the
Prototyping System configuration. The 512 words of ROM are divided into 256 words of
firmware for the 733 ASR ROM loader (both tape cassette and cards) and programmer panel and
256 words for the CPU/memory self-test routines. The card loader
is included for compatibility
with the 990/10 Computer.
ROM or static RAM may be expanded by an additional 512 words.
An additional EPROM memory expansion card
is available. This card may contain from 1K to
8K memory words in 1K increments.
o
,
EOOO
F800
FAOO
FCOO
FEOO
FFFE
(A)133370
DYNAMIC RAM
(990/4 CONTAINS 4K WORDS
ON CPU BOA'RD.)
UNAVAILABLE AREA
ADDRESS LOCATIONS
28K TO 31 K
256 WORDS OF RAM
OR ROM
EXPANSION
256 WORDS OF RAM
OR ROM
EXPANSION
256 WORDS OF ROM
256 WORDS OF ROM
Figure 1-2, Hardware Memory Configuration
1-3
f
,
Digital Systems Division

~----'------
~ 945255-9701
Memory write protect is required in the 990 Prototyping System, and is implemented on the
990/4 memory expansion circuit card. A memory parity feature (which provides parity error
detection logic and an interrupt signal to the CPU)
is standard in the 990 Prototyping System.
The hardware memory configuration
is shown in figure 1-2. The numbers at the left are byte
addresses.
Chassis. The computer chassis is available in two configurations, one that holds 6 full-size cards
and one that holds
13 full-size cards. In addition, a table-top chassis mounting option is available
with the
6-s10t chassis. The power supply is located in the computer chassis.
1.2.2.2 Interrupt, XOP and Trap Vectors. This discussion covers the different types
of vectors
and explains the power-up trap.
Vectors. Located in 990/4 memory are dedicated locations reserved for interrupt, XOP and trap
vectors. The interrupt and XOP vectors are available for the exclusive use
of user programs,
except
that one XOP may be used for executing supervisor calls. A vector is a two-word pair
providing the program counter and workspace for the service routine that handles an interrupt
or
XOP.
Power-Up Trap_ The power-up interrupt traps through a vector at address zero or address
FFFC
16
, depending on a jumper wire implemented on the 990/4 CPU board. This allows more
flexible memory allocation for dedicated systems that do
not have an operator panel. The 990
PrototypingSystem powers up through trap address FFFC 16'
Trap addresses are illustrated in figure 1-3.
1.2.2.3 733 ASR Data Terminal. The 733 ASR Data Terminal provides the communication link
between the user and
the computer system. It is an automatic send-receive terminal, allowing
either automatic
or manual entry of data and output of data under keyboard or remote control.
The major components
of the terminal are the following:
• Keyboard
• Thermal printer
• Two magnetic tape cassette units
CPU ADDRESS SPACE {64K BYTES X 8 BITS
32K WORDS X 16 BITS
0000
003E
0040
INTERRUPT TRAP ADDRESSES
007E
0080
XOP TRAP ADDRESSES
,FFF~ J.
. ------------------------------~
CPU ADDRESSES REPRESENTED AS 4
HEX DIGITS (LSB ADDRESSES BYTE)
(A) 133068
Figure 1-3. Trap Addresses
1-4
NOTE:
LOCATIONS FFFC THROUGH
FFFF ARE THE VECTOR FOR
THE POWER-UP TRAP
THROUGH FFFC.
Digital Systems Division

~------------
~ 945255-9701
For more efficient use of the hardware resources, the Prototyping System Software debug
monitor recognizes the keyboard and printer as the input and output portions of one I/O device.
It also recognizes tape cassette unit 1 and tape cassette unit 2 as distinct I/O devices.
The assembler recognizes
the keyboard and printer as separate devices. The keyboard and printer
are functionally distinct, and either cassette may function as the record cassette or playback
cassette.
The
tape cassettes function as a terminal-based data storage system, providing a convenient
method for loading software modules, storing data temporarily, and recording data permanently
on a compact, easy-to-handle storage medium. File data may be read from cassette to the
computer, or computer output may be stored on cassettes. The user may write data to either
cassette. When one unit is in the record mode, the other is in playback mode.
1.2.2.4 Programmer Panel. The Programmer Panel gives
the user full control of the CPU by
entering control information from the panel instead of the data terminal keyboard. Memory may
be examined and modified directly from the panel. This capability is useful in applications
requiring software troubleshooting.
1.2.2.5 PROM Programming Module.
The Programmable Read-Only Memory (PROM) Pro-
gramming Module, which is optional, enables the user to program his own PROMs. The module
chassis includes front panel keylock and indicators, device sockets with a programming adaptor,
and a
power supply. (A programming adaptor is a plug-in module that provides the control
functions for a specific PROM device type.) Plug-in adaptors are available for both PROM and
erasable programmable read-only memory (EPROM) devices.
The PROM programming
module operates as a CRU device. Software prograrns have direct
control over the PROM address, data, timing and control signals which allow the module to
supply the voltages and interconnections needed to program several types of PROMs, both
bipolar and MOS.
1.3 SYSTEM PART NUMBERS
The hardware and software system part numbers are listed in table 1-1. The individual hardware
components of the 990 Prototyping System and their part numbers are listed in table 1-2.
Memory sizes listed are
the minimum required; memory components with larger capacities may
be
substituted for those listed.
1.4 SOFTWARE MODULES
The standard software includes these modules:
• Debug Monitor (PX9MTP) -This monitor supports the tape cassette data medium
only. Instruction trace, which allows the user to monitor and analyze an executing
program,
the linking loader (PX9LAL), Absolute Dump/Absolute Load, BNPF Memory
Dump, HIGH/LOW Memory Dump, and the PROM Programmer are routines that are
overlays
and may be loaded into the monitor transient area when they are to be used.
• One-Pass Assembler (PX9ASM)
•
Text Editor (PX9EDT)
•
Upfront Loader (PX9UFL) -This loader is placed on the system software cassette
tape immediately in front of PX9MTP, PX9EDT and PX9ASM. The upfront loader
precedes a file
of compressed absolute format code and reduces the loading time.
1-5
Digital Systems Division

J2 .. h\
0
______ _
.~ 945255-9701
Table 1-1 Prototyping System Part Numbers
Item
990 Prototyping System with 733 ASR Data
Terminal (packages include both
hardware and software)
8K Memory
Words
12K Memory Words
16K Memory Words
20K Memory Words
24K Memory
Words
990 Prototyping System without 733 ASR
Data Terminal (packages include both
hardware and software)
8K Memory Words
12K Memory
Words
16K Memory Words
20K Memory Words
24K Memory Words
Prototyping System Software
Object on Tape Cassette
Source on Card Deck
Standard Control Information
Cassette
TI Part Number
945202-0001
945202-0002
945202-0003
945202-0004
945202-0005
945202-0006
945202-0007
945202-0008
945202-0009
945202-0010
943380-0001
943380-0012
943350-0001
In addition, firmware programs are located on the ROM modules for the programmer panel and
733 ASR
ROM loader.
1.4.1 GENERAL. The following paragraphs discuss the capabilities and requirements
of the
Prototyping System Software.
1.4.1.1 Memory Requirements. The Prototyping System expects these minimum amounts
of
RAM and ROM:
• 4K words of user dynamic RAM
• 4K words of system dynamic RAM
• 256 words of system static RAM
• 256 words of system ROM containing the programmer panel and 733 ASR ROM
loader firmware.
1-6 Digital Systems Division

~-------
~ 945255-9701
Table 1-2. Part Numbers of Hardware Required in
990 Prototyping System
Description
Module 990/4 Computer Central Processing Unit
990/4
CPU with 4K 16-bit words of dynamic RAM
Dynamic RAM Parity Feature
733 ASR
ROM Loader (Prototyping) (includes
self-test feature)
Static RAM Device Kit
Memory Expansion Module (one must
be selected)
4K words with write protect
8K words with write protect
12K words with write protect
16K words with write protect
20K words with write protect
Memory Parity Feature (must match memory expansion
module size)
4K words
8K words
12K words
16K words
20K words
EPROM Memory
EPROM Memory Module (optional)
EPROM Device Kit (optional)
6-S10t Chassis with Programmer Panel, 20-ampere power
supply
733 ASR Data Terminal Kit
PROM Programming Kit (optional)
Tabletop
Rack Mount
PROM programming accessory equipment
PROM Programming Adapter (optional)
EPROM Programming Adapter (optional)
EPROM Erase Kit (optional)
1-7
Part Number
944910-0002
945120-0006
945121-0005
945122-0001
944935-0006
944935-0007
944935-0008
944935-0009
944935-0010
945120-0001
945120-0002
945120-0003
945120-0004
945120-0005
945170-0001
945123-0004
944960-000I
945161-0001
944924-0001
944924-0002
945135-0001
945165-0001
945160-0001
Digital Systems Division

~-------
~ 945255-9701
A diagram of the memory configuration is shown in figure 1-4. The numbers at the left are byte
addresses and are given for the minimum memory configuration
of 4K words of user and 4K
words
of system memory.
1.4.1.2 System Software Loaders. Loading
of programs or program modules is accomplished
with one
or more of the four available loaders provided in the system software:
• Standard 990 object loader. Loads a program in standard 990 object code. The loader
resides in a 256-word
ROM. One of the standard loader's functions is used to load
overlays into the monitor transient area.
• Compressed absolute format loader. Loads a program that has been stored in compressed
absolute format. The loader
is an overlay that must be resident in the monitor transient
area.
• Upfront loader (PX9UFLJ. Loads a program in compressed absolute format code. The
loader must be located immediately in front
of the beginning of the compressed absolute
format code. The 733 ASR
ROM (standard) loader loads the upfront loader, which in
tum loads the compressed absolute format code.
• Relocating linking loader (PX9LALJ. PX9LAL which must be resident in the monitor
transient area, loads program modules in object code, modifies memory addresses in
the modules, and links the modules. The program code may specify absolute memory
locations
or specify relocatable memory locations that allow the entire. program
module
to be placed in any sufficiently large available memory area.
These loaders handle either conventional object code
or object code in compressed absolute
format. The compressed absolute format code allows faster loading than with standard 990
object code. Object code formats are described in detail in Section VI.
1.4.2 DEBUG MONITOR (PX9MTP). PX9MTP, the control program and system executive for
the software system, occupies 4K words
of memory.
1.4.2.1 Overview. PX9MTP
is a modular program that consists of five major divisions:
• I/O executive
• Keyboard command processor
• Supervisor call interface
• Keyboard commands
• Debug commands
• System control commands
• Transient area
1-8 Digital Systems Division .

~~-------------------
~ 945255-9701
0000
0080
2000
(SEE
NOTE)
4000
. (SEE
NOTE)
EOOO
F800
FAOO
FCOO
FFFE
(/\)133371
II
--
--
--
~
INTERRUPT AND XOP
VECTORS 64 WORDS
AREA AVAILABLE
FOR USER
PROGRAMS
RESIDENT PORTION
OF MONITOR 3250
WORDS (APPROX.)
TRANSIENT AREA FOR
OVERLAYS 850 WORDS
(APPROX. )
ADDITIONAL MEMORY
AREA
__ UNAVAILABLE ADDRESS
SPACE
DEBUG
MONITOR
4K WORDS
__ PROGRAMMER PANEL WORKSPACE
256 WORDS
____ RAM OR ROM EXPANSION
256 WORDS
____ PROGRAMMER PANEL SOFTWARE.
ROM LOADERS. AND SELF-TEST
ROUTINE 511 WORDS
NOTE
USER AREA
4K WORDS
MEMORY
EXPANSION
4K WORDS
(EXPANDABLE
TO 24K
WORDS)
~------------------~
--- RESTART VECTOR
DIAGRAM SHOWS MINIMUM
CONFIGURATION--4K WORDS
OF USER AND 4K WORDS OF
SYSTEM MEMORY.
Figure 1-4. 990 Prototyping System Software Memory Configuration
1-9
Digital Systems Division

~ _____ 94_S_2_SS_-_97_0_1 ________________ ~~ ________ ~ ________________ ~ __
PX9MTPcontrois user programs and supports the one-pass assembler (PX9ASM) and the text
editor (PX9EDT). The debug monitor provides all
of the necessary facilities for the following
functions:
• Debugging
• Linking
• Loading
• I/O support for user programs.
• Program
save and restore
The monitor occupies 4096 words in memory,
of which about 3250 words are permanently
resident and
about 850 words are assigned to an atea for overlay modules that may be loaded into
memory from cassette when needed. (Refer to Section II for debug monitor loading procedures.)
1.4.2.2 . I/O Supervisor Calls. The I/O executive decodes and processes 733 ASR I!Osupervisor
calls from other PX9MTP modules and from user programs. Upward compatibility
is maintained
because the I/O service request
is format compatible with TX990 and DXIO supervisor calls.
PX9MTP provides file and record level I/O performed independently of the device type to which
the I/O
is directed.
1.4.2.3 Non-I/O Supervisor Calls. In addition
to I/O supervisor calls, the monitor processes such
non-I/O calls as user program termination and data format conversion. The formats involved in
the conversion routines are binary data and decimal and hexadecimal ASCII character codes.
Supervisor calls make use
of a block of memory which contains a code forthe operation to be
performed and parameters associated with the operation.
1.4.2.4 User Interaction with Monitor. PX9MTP interacts with the user through the 733 ASR
keyboard and printer to receive and decode commands, and to activate the various command
processors. Examples
of the capabilities offered are:
• LP -Load a program.
• AL- Assign a logical unit number (LUNO) to a specified device.
• EX -Execute a program.
• OV -Overlay the monitor transient area with different cassette-resident commands.
(Once they are loaded, transient commands are handled exactly like resident com-
mands).
• PL -Load the PROM Programmer software module.
1.4.3 MONITOR OVERLAY FUNCTIONS. In order to limit the memory area occupied by the
debug monitor to a size
of 4K words, some of the monitor functions are handled as overlays.
Overlay-resident commands are extensions
of the memory-resident monitor that allow the less
frequently used commands to reside on cassette tape. These functions are overlays:
• Link and load
• Absolute dump/absolute load
1-10 Digital Systems Division