
Contents
1 Evaluation Board Setup ........................................................................................................ 4
1.1 Evaluation Board Setup Diagram and Connections..................................................................... 4
1.1.1 VCO Outputs ........................................................................................................ 4
1.1.2 VCC 5V .............................................................................................................. 4
1.1.3 VCC 3P3V ........................................................................................................... 4
1.1.4 USB2ANY Connector .............................................................................................. 4
1.1.5 OSCin/OSCin*....................................................................................................... 4
2 Evaluation Board Configuration............................................................................................. 5
2.1 Loop Filter Configuration.................................................................................................... 5
2.2 CodeLoader Software Settings ............................................................................................ 6
2.2.1 Port Setup ........................................................................................................... 6
2.2.2 Device Selection .................................................................................................... 7
2.2.3 Bits/Pins Tab and Restoring the Default Configuration........................................................ 8
2.2.4 Registers Tab ....................................................................................................... 9
2.2.5 PLL Frequency Tab............................................................................................... 10
2.2.6 Ramp Generator Tab ............................................................................................. 11
3 Schematic ......................................................................................................................... 12
4 Board Layers Stackup......................................................................................................... 13
5 Bill of Materials .................................................................................................................. 14
6 Typical Performance Measurements..................................................................................... 16
6.1 PLL Phase Noise........................................................................................................... 16
6.2 Ramping Example.......................................................................................................... 19
Revision History.......................................................................................................................... 20
2Contents SNAU160C–March 2014–Revised November 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated