Texas Instruments SN75LVCP600S User manual

1
SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
User's Guide
SLLU144A–March 2011–Revised January 2019
SN75LVCP600S EVM User's Guide
The SN75LVCP600S User’s Guide is intended to assist in the evaluation of the SN75LVCP600S
SATA/SAS Redriver/Equalizer, highlighting key features, operating conditions and the configuration of the
EVM for system level evaluation.
The construction of the SN75LVCP600S EVM also serves as a reference design which can be easily
modified for the vast majority of intended applications such as Servers and Workstations.
Contents
1 Introduction ................................................................................................................... 2
2 SN75LVCP600S EVM Kit Contents....................................................................................... 2
3 Description of EVM Board.................................................................................................. 2
4 Power for the SN75LVCP600S EVM...................................................................................... 3
5 Using a Bench Top Supply to Monitor the Device Current ............................................................ 3
6 SN75LVCP600S EVM PCB Construction ................................................................................ 3
7 SN75LVCP600S EVM Board Schematics................................................................................ 3
8 SN75LVCP600S EVM Board Layout...................................................................................... 7
9 SN75LVCP600S EVM Board Construction............................................................................. 13
10 SN75LVCP600S EVM Bill of Materials.................................................................................. 14
List of Figures
1 EVM Board Jumper Locations ............................................................................................. 2
2 SN75LVCP600S EVM - Power ............................................................................................ 4
3 SN75LVCP600S EVM - Control ........................................................................................... 5
4 SN75LVCP600S EVM - High Speed...................................................................................... 6
5 SN75LVCP600S EVM Top Layer ......................................................................................... 7
6 SN75LVCP600S EVM Layer 2 (GND).................................................................................... 8
7 SN75LVCP600S EVM Layer 3 (VCC) .................................................................................... 9
8 SN75LVCP600S EVM Layer 4 (GND) .................................................................................. 10
9 SN75LVCP600S EVM Layer 5 (GND) .................................................................................. 11
10 SN75LVCP600S EVM Layer 6 (Bottom)................................................................................ 12
11 SN75LVCP600S EVM Board Stack-Up ................................................................................. 13
List of Tables
1 SN75LVCP600S EVM Configuration Jumper Settings ................................................................. 3
2 Bill of Materials ............................................................................................................. 14
Trademarks
All trademarks are the property of their respective owners.

Introduction www.ti.com
2SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
1 Introduction
The SN75LVCP600S is a single channel SATA/SAS signal conditioner supporting data rates up to
6.0 Gbps. The device complies with the SATA Physical Specification Revision 3.0 and SAS Electrical
Specification Revision 2.0.
The SN75LVCP600S operates from a single 3.3-V supply and has 100-Ωline termination with self-biasing
feature, making the device suitable for AC coupling. The device offers programmable equalization and de-
emphasis as well as Auto Low Power Mode triggered when the channel is in electrical idle state
> 100 µs.
2 SN75LVCP600S EVM Kit Contents
This EVM kit should contain the following items:
• SN75LVCP600S EVM board
• This user’s guide
3 Description of EVM Board
This EVM is designed to provide easy evaluation of the LVCP600S device though two standard SATA
connectors. The EVM is also meant to serve as a reference design to show a practical example of how to
design the device in production designs. Figure 1 illustrates the locations of jumpers for the EVM, Table 1
highlights the jumper settings and configuration definitions.
Figure 1. EVM Board Jumper Locations

www.ti.com Power for the SN75LVCP600S EVM
3
SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
Table 1. SN75LVCP600S EVM Configuration Jumper Settings
JUMPER NUMBER FUNCTIONALITY AND CONFIGURATION
JMP1
Device voltage level select
3.0 V - Shunt pins 2 and 1 (Center pin to "Low")
3.3 V - Shunt pins 2 and 3 (Center pin to "Nom")
3.6 V - Shunt pins 2 and 4 (Center pin to "High")
JMP2 Equalization control settings Low (7 dB) = Shunt pins 2 and 3 (Center pin to "GND")
High (14 dB) = Shunt pins 2 and 1 (Center pin to "VCC")
JMP3 VCC Pin 1 = 3.3 V VCC
Pin 2 = GND
JMP4 Mode select Low (SATA) = Shunt pins 2 and 3 (Center pin to “SATA”)
High (SAS) = Shunt pins 1 and 2 (Center pin to “SAS”)
JMP5 Squelch threshold level select Low (100%) = Shunt pins 2 and 1 (Center pin to "GND")
High (80%) = Shunt pins 2 and 3 (Center pin to "VCC")
JMP6 De-emphasis control selector High = Shunt pins 2 and 1 (-3 dB at 6 Gbps)
Low = Shunt pins 2 and 3 (0 dB at 6 Gbps)
JMP8 Test point for measuring current
Read the "Monitoring Device Current" section before using
4 Power for the SN75LVCP600S EVM
The SN75LVCP600S EVM kit comes with a Plug (P1) to accommodate a 9-V DC power supply. There are
several power supplies which could work on this design. Digikey part number 1866-1941-ND is one
example.
5 Using a Bench Top Supply to Monitor the Device Current
One of the highlights of the SN75LVCP600S is the power savings features of the device. To observe
these power saving features this EVM design includes the option of monitoring the current draw of the
device. To enable this feature, the following steps must be taken:
1. Un-install the ferrite bead located at L1.
2. Obtain a 3.3-V power supply (connect current meter in series if power supply does not also display
current, or if greater resolution is needed than the power supply can provide). Connect power supply
3 V to pin 1 of the two pin header JMP1. GND from the power supply can be connected to pin 2 of
header JMP1.
6 SN75LVCP600S EVM PCB Construction
The following section details the construction of the EVM board including schematics and layout files to
demonstrate how the board was designed and manufactured.
7 SN75LVCP600S EVM Board Schematics
This section shows the board schematic sheets for the EVM.

C22
68uf
C23
47uf
C25
10uf
C24
22uf
VCC
1
4
JMP1
Header T 4pin
R7
13k
VCC_DEV
SN75LVCP600S
U1C
GND
6
PP
11
C19
1.0uF
SN75LVCP600S
U1D
VCC
2
R24
150k_DNI
C18
4.7uF
U2
REG104
Vin 1
Vout 2
GND1 3
NR/Adjust 4
Enable 5
GND2
6
HIGH_VCC
C20
0.1uF
PRE-IN
1
2
JMP3
Header 2x1
P1 SILKSCREEN: +9V
R5
150k
JMP1 SILKSCREEN: VCC
PIN 1: LOW
PIN 3: NOM
PIN 4: HIGH
R4
DNI
Vin
R6
64.9k
1
2
JMP8
Header 2x1
NOM_VCC
R25
0
HIGH_VCC
Place under DUT
LOW_VCC
Place near L1
JMP8 SILKSCREEN: ICC MONITOR
NOTE: UNINSTALL R25 TO MEASURE
ICC THROUGH JMP8 WITH EXTERNAL
AMMETER
R11
150
C16
22u
tant_c
1
2
C12
10u
tant_c
1
2
C11
220u
tant_d
1
2
C14
220u
tant_d
1
2
C15
100uF
tant_d
1
2
P1
RAPC722
SILK = +9V
SLEEVE
1
SHUNT
2
TIP 3
L1
HI1206N101R-00
1210
1 2
D2
Green
D1
10V 3A
C1 A
2
Vin
3p3_Reg
VCC
R3
23.2k
VCC_DEV VCC
C13
1.0uF
SN75LVCP600S EVM Board Schematics www.ti.com
4SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
Figure 2. SN75LVCP600S EVM - Power

R8
4.7k
R9
4.7k
EQ
SN75LVCP600S
U1B
EQ
5
MODE
1
SQ_TH
10
DE
9
R10
4.7k
R12
4.7k
1
JMP2
Header 3x1
1
JMP4
Header 3x1
1
JMP5
Header 3x1
1
JMP6
Header 3x1
VCC
VCC
VCC
VCC
JMP2 SILKSCREEN:
PIN 1: HIGH
PIN 2: EQ
PIN 3: LOW
JMP4 SILKSCREEN:
PIN 1: HIGH
PIN 2: MODE
PIN 3: LOW
MODE
JMP5 SILKSCREEN:
PIN 1: HIGH
PIN 2: SQ_TH
PIN 3: LOW
SQ_TH
JMP6 SILKSCREEN:
PIN 1: HIGH
PIN 2: DE
PIN 3: LOW
DE
www.ti.com SN75LVCP600S EVM Board Schematics
5
SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
Figure 3. SN75LVCP600S EVM - Control

J2 SILKSCREEN: DEV
J1 SILKSCREEN: HOST
J1
eSata_Board_Connector
GND 1
RX+ 2
RX- 3
GND1 4
TX- 5
TX+ 6
GND2 7
MNT1
8
MNT2
9
SGND1 10
SGND2 11
SGND3 12
SGND4 13
J2
eSata_Board_Connector
GND
1
RX+
2
RX-
3
GND1
4
TX-
5
TX+
6
GND2
7
MNT1 8
MNT2 9
SGND1
10
SGND2
11
SGND3
12
SGND4
13
SN75LVCP600S
U1A
RXP
3
RXN
4TXP 8
TXN 7
R1
1M
C1
0.1uF
SGND_HOST
SILKSCREEN:
R2
1M C10
0.1uF
SGND_DEV
C3
0.1uF
C5
0.1uF
TXN_HOST
TXP_HOST
TXN_DEV
RXP_HOST
TXP_DEV
RXN_HOST RXN_DEV
RXP
RXN
C2
0.1uF
C4
0.1uF
C7
0.1uF
C9
0.1uF
TXP RXP_DEV
TXN
SN75LVCP600S EVM Board Schematics www.ti.com
6SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
Figure 4. SN75LVCP600S EVM - High Speed

www.ti.com SN75LVCP600S EVM Board Layout
7
SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
8 SN75LVCP600S EVM Board Layout
The SN75LVCP600S EVM was designed to to demonstrate a 6-layer board layout.
Figure 5. SN75LVCP600S EVM Top Layer

SN75LVCP600S EVM Board Layout www.ti.com
8SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
Figure 6. SN75LVCP600S EVM Layer 2 (GND)

www.ti.com SN75LVCP600S EVM Board Layout
9
SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
Figure 7. SN75LVCP600S EVM Layer 3 (VCC)

SN75LVCP600S EVM Board Layout www.ti.com
10 SLLU144A–March 2011–Revised January 2019
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
SN75LVCP600S EVM User's Guide
Figure 8. SN75LVCP600S EVM Layer 4 (GND)