
TWR-K21F120MA Tower Module User’s Manual, Rev. 0, 09/2015
10 Freescale Semiconductor, Inc.
6.3 Clocking
The Kinetis MCUs start up from an internal digitally controlled oscillator (DCO). Software can enable the main
external oscillator (EXTAL0/XTAL0) if desired. The external oscillator/resonator can range from 32.768 KHz up to a 32
MHz. An 8 MHz crystal is the default external source for the MCG oscillator inputs (XTAL/EXTAL).
A 32.768 KHz crystal is connected to the RTC oscillator inputs by default.
By populating isolation resistors, other external clock sources for the MK21FN1M0AVMC12 include the CLKIN0 signal
that can be provided through the TWR-ELEV or pin 20 of TWRPI connector J3.
6.4 System Power
When installed into a Tower System, the TWR-K21F120MA can be powered from either an on-board source or from
another source in the assembled Tower System.
In stand-alone operation, the main power source (5.0 V) for the TWR-K21F120MA module is derived from either the
OSJTAG USB mini-B connector (J2) or the MK21FN1M0AVMC12 USB micro-AB connector (J19). Two low-dropout
regulators provide 3.3 V and 1.8 V supplies from the 5.0 V input voltage. Additionally, the 3.3 V regulator built into
the MK21FN1M0AVMC12 MCU can be selected to power the 3.3 V bus. All the user selectable options can be
configured using two headers, J11 and J17. Refer to sheet 5 of the TWR-K21F120MA schematics for more details.
6.5 DryIce and RTC VBAT
The DryIce tamper detection module and the Real Time Clock (RTC) module on the MK21FN1M0AVMC12 have two
modes of operation: system power-up and system power-down. During system power-down, the tamper detection
module and the RTC are powered from the backup power supply (VBAT) and electrically isolated from the rest of the
MCU. The TWR-K21F120MA provides a battery receptacle for a coin cell battery that can be used as the VBAT supply.
The receptacle can accept common 20-mm diameter 3 V lithium coin cell batteries.
6.6 Debug Interface
There are two debug interface options provided: the on-board OSJTAG circuit and an external ARM JTAG connector.
The ARM-JTAG connector (J1) is a standard 2x10-pin connector providing an external debugger cable with access to
the JTAG interface of the MK21FN1M0AVMC12. Alternatively, the on-board OSJTAG debug interface can be used to
access the debug interface of the MK21FN1M0AVMC12.
6.7 OSJTAG
An on-board MC9S08JM60 based Open Source JTAG (OSJTAG) circuit provides a JTAG debug interface to the
MK21FN1M0AVMC12. A standard USB A male to micro-B male cable (provided) can be used for debugging via the
USB connector (J2). The OSJTAG interface also provides a USB to serial bridge. Drivers for the OSJTAG interface are
provided in the P&E Micro OSBDM/OSJTAG Tower Toolkit. These drivers and more utilities can be found online at
http://www.pemicro.com/osbdm.