Jameco Electronics Rabbit 2000 User manual

The content and copyrights of the attached
material are the property of its owner.
Distributed by:
www.Jameco.com ✦ 1-800-831-4242

Rabbit 3000®Microprocessor
User’s Manual
019–0108 • 040731–O
®

Rabbit 3000 Microprocessor
Rabbit Semiconductor
2932 Spafford Street
Davis, California 95616-6800
USA
Telephone: [phone]
Fax: [phone]
www.rabbitsemiconductor.com
Rabbit 3000 Microprocessor User’s Manual
Part Number 019-0108 • 040731–O • Printed in U.S.A.
©2002–2004 Rabbit Semiconductor • All rights reserved.
Rabbit Semiconductor reserves the right to make changes and
improvements to its products without providing notice.
Trademarks
Rabbit and Rabbit 3000 are registered trademarks of Rabbit Semiconductor.
Dynamic C is a registered trademark of Z-World, Inc.

User’s Manual
TABLE OF CONTENTS
Chapter 1. Introduction 1
1.1 Features and Specifications Rabbit 3000..............................................................................................2
1.2 Summary of Rabbit 3000 Advantages..................................................................................................6
1.3 Differences Rabbit 3000 vs. Rabbit 2000.............................................................................................7
Chapter 2. Rabbit 3000 Design Features 9
2.1 The Rabbit 8-bit Processor vs. Other Processors................................................................................10
2.2 Overview of On-Chip Peripherals and Features.................................................................................11
2.2.1 5 V Tolerant Inputs ....................................................................................................................11
2.2.2 Serial Ports .................................................................................................................................11
2.2.3 System Clock .............................................................................................................................12
2.2.4 32.768 kHz Oscillator Input .......................................................................................................12
2.2.5 Parallel I/O .................................................................................................................................13
2.2.6 Slave Port ...................................................................................................................................14
2.2.7 Auxiliary I/O Bus .......................................................................................................................15
2.2.8 Timers ........................................................................................................................................15
2.2.9 Input Capture Channels ..............................................................................................................16
2.2.10 Quadrature Encoder Inputs ......................................................................................................17
2.2.11 Pulse Width Modulation Outputs .............................................................................................17
2.2.12 Spread Spectrum Clock ............................................................................................................18
2.2.13 Separate Core and I/O Power Pins ...........................................................................................18
2.3 Design Standards ................................................................................................................................18
2.3.1 Programming Port ......................................................................................................................18
2.3.2 Standard BIOS ...........................................................................................................................19
2.4 Dynamic C Support for the Rabbit .....................................................................................................19
Chapter 3. Details on Rabbit Microprocessor Features 21
3.1 Processor Registers.............................................................................................................................21
3.2 Memory Mapping ...............................................................................................................................23
3.2.1 Extended Code Space .................................................................................................................26
3.2.2 Separate I and D Space - Extending Data Memory ...................................................................27
3.2.3 Using the Stack Segment for Data Storage ................................................................................29
3.2.4 Practical Memory Considerations ..............................................................................................30
3.3 Instruction Set Outline........................................................................................................................32
3.3.1 Load Immediate Data to a Register ............................................................................................33
3.3.2 Load or Store Data from or to a Constant Address ....................................................................33
3.3.3 Load or Store Data Using an Index Register .............................................................................34
3.3.4 Register-to-Register Move .........................................................................................................35
3.3.5 Register Exchanges ....................................................................................................................35
3.3.6 Push and Pop Instructions ..........................................................................................................36
3.3.7 16-bit Arithmetic and Logical Ops ............................................................................................36
3.3.8 Input/Output Instructions ...........................................................................................................39
3.4 How to Do It in Assembly Language—Tips and Tricks....................................................................40
3.4.1 Zero HL in 4 Clocks ...................................................................................................................40
3.4.2 Exchanges Not Directly Implemented .......................................................................................40
3.4.3 Manipulation of Boolean Variables ...........................................................................................40
3.4.4 Comparisons of Integers ............................................................................................................41
3.4.5 Atomic Moves from Memory to I/O Space ...............................................................................43

Rabbit 3000 Microprocessor
3.5 Interrupt Structure..............................................................................................................................44
3.5.1 Interrupt Priority ........................................................................................................................44
3.5.2 Multiple External Interrupting Devices .....................................................................................46
3.5.3 Privileged Instructions, Critical Sections and Semaphores .......................................................46
3.5.4 Critical Sections .........................................................................................................................47
3.5.5 Semaphores Using Bit B,(HL) ..................................................................................................47
3.5.6 Computed Long Calls and Jumps ..............................................................................................48
Chapter 4. Rabbit Capabilities 49
4.1 Precisely Timed Output Pulses ..........................................................................................................49
4.1.1 Pulse Width Modulation to Reduce Relay Power ..................................................................... 50
4.2 Open-Drain Outputs Used for Key Scan............................................................................................51
4.3 Cold Boot ...........................................................................................................................................52
4.4 The Slave Port.................................................................................................................................... 53
4.4.1 Slave Rabbit As A Protocol UART ...........................................................................................54
Chapter 5. Pin Assignments and Functions 55
5.1 LQFP Package.................................................................................................................................... 56
5.1.1 Pinout .........................................................................................................................................56
5.1.2 Mechanical Dimensions and Land Pattern ................................................................................57
5.2 Ball Grid Array Package ...................................................................................................................59
5.2.1 Pinout .........................................................................................................................................59
5.2.2 Mechanical Dimensions and Land Pattern ................................................................................60
5.3 Rabbit Pin Descriptions...................................................................................................................... 62
5.4 Bus Timing.........................................................................................................................................64
5.5 Description of Pins with Alternate Functions ....................................................................................65
5.6 DC Characteristics..............................................................................................................................68
5.7 I/O Buffer Sourcing and Sinking Limit..............................................................................................69
Chapter 6. Rabbit Internal I/O Registers 71
6.1 Default Values for all the Peripheral Control Registers.....................................................................73
Chapter 7. Miscellaneous Functions 79
7.1 Processor Identification......................................................................................................................79
7.2 Rabbit Oscillators and Clocks............................................................................................................80
7.3 Clock Doubler....................................................................................................................................83
7.4 Clock Spectrum Spreader...................................................................................................................86
7.5 Chip Select Options for Low Power ..................................................................................................87
7.6 Output Pins CLK, STATUS, /WDTOUT, /BUFEN.......................................................................... 90
7.7 Time/Date Clock (Real-Time Clock).................................................................................................91
7.8 Watchdog Timer.................................................................................................................................93
7.9 System Reset...................................................................................................................................... 95
7.10 Rabbit Interrupt Structure.................................................................................................................97
7.10.1 External Interrupts ...................................................................................................................99
7.10.2 Interrupt Vectors: INT0 - EIR,0x00/INT1 - EIR,0x08 ..........................................................100
7.11 Bootstrap Operation .......................................................................................................................101
7.12 Pulse Width Modulator ..................................................................................................................103
7.13 Input Capture..................................................................................................................................105
7.14 Quadrature Decoder .......................................................................................................................110
Chapter 8. Memory Interface and Mapping 115
8.1 Interface for Static Memory Chips................................................................................................... 115
8.2 Memory Mapping Overview............................................................................................................ 117
8.3 Memory-Mapping Unit.................................................................................................................... 117
8.4 Memory Interface Unit.....................................................................................................................119

User’s Manual
8.5 Memory Bank Control Registers......................................................................................................120
8.5.1 Optional A16, A19 Inversions by Segment (/CS1 Enable) .....................................................121
8.6 Allocation of Extended Code and Data ............................................................................................123
8.7 Instruction and Data Space Support..................................................................................................124
8.8 How the Compiler Compiles to Memory .........................................................................................127
Chapter 9. Parallel Ports 129
9.1 Parallel Port A...................................................................................................................................130
9.2 Parallel Port B...................................................................................................................................131
9.3 Parallel Port C...................................................................................................................................132
9.4 Parallel Port D...................................................................................................................................133
9.5 Parallel Port E ...................................................................................................................................137
9.6 Parallel Port F ...................................................................................................................................140
9.6.1 Using Parallel Port A and Parallel Port F ................................................................................141
9.7 Parallel Port G...................................................................................................................................143
Chapter 10. I/O Bank Control Registers 145
Chapter 11. Timers 149
11.1 Timer A...........................................................................................................................................150
11.1.1 Timer A I/O Registers ............................................................................................................151
11.1.2 Practical Use of Timer A .......................................................................................................155
11.2 Timer B...........................................................................................................................................156
11.2.1 Using Timer B ........................................................................................................................159
Chapter 12. Rabbit Serial Ports 161
12.1 Serial Port Register Layout.............................................................................................................164
12.2 Serial Port Registers........................................................................................................................166
12.3 Serial Port Interrupt ........................................................................................................................179
12.4 Transmit Serial Data Timing ..........................................................................................................180
12.5 Receive Serial Data Timing............................................................................................................181
12.6 Clocked Serial Ports........................................................................................................................182
12.7 Clocked Serial Timing....................................................................................................................185
12.7.1 Clocked Serial Timing With Internal Clock ..........................................................................185
12.7.2 Clocked Serial Timing with External Clock ..........................................................................185
12.8 Synchronous Communications on Ports E and F............................................................................187
12.9 Serial Port Software Suggestions....................................................................................................192
12.9.1 Controlling an RS-485 Driver and Receiver ..........................................................................193
12.9.2 Transmitting Dummy Characters ...........................................................................................193
12.9.3 Transmitting and Detecting a Break ......................................................................................194
12.9.4 Using A Serial Port to Generate a Periodic Interrupt .............................................................194
12.9.5 Extra Stop Bits, Sending Parity, 9th Bit Communication Schemes .......................................194
12.9.6 Parity, Extra Stop Bits with 7-Data-Bit Characters ...............................................................195
12.9.7 Parity, Extra Stop Bits with 8-Data-Bit Characters ...............................................................195
12.9.8 Supporting 9th Bit Communication Protocols .......................................................................196
12.9.9 Rabbit-Only Master/Slave Protocol .......................................................................................196
12.9.10 Data Framing/Modbus .........................................................................................................196
Chapter 13. Rabbit Slave Port 199
13.1 Hardware Design of Slave Port Interconnection ............................................................................204
13.2 Slave Port Registers........................................................................................................................204
13.3 Applications and Communications Protocols for Slaves................................................................206
13.3.1 Slave Applications .................................................................................................................206
13.3.2 Master-Slave Messaging Protocol .........................................................................................207

Rabbit 3000 Microprocessor
Chapter 14. Rabbit 3000 Clocks 209
14.1 Low-Power Design......................................................................................................................... 210
Chapter 15. EMI Control 211
15.1 Power Supply Connections and Board Layout .............................................................................. 212
15.2 Using the Clock Spectrum Spreader ..............................................................................................212
Chapter 16. AC Timing Specifications 215
16.1 Memory Access Time .................................................................................................................... 215
16.2 I/O Access Time.............................................................................................................................223
16.3 Further Discussion of Bus and Clock Timing................................................................................225
16.4 Maximum Clock Speeds ................................................................................................................227
16.5 Power and Current Consumption...................................................................................................229
16.6 Current Consumption Mechanisms................................................................................................232
16.7 Sleepy Mode Current Consumption...............................................................................................233
16.8 Memory Current Consumption ......................................................................................................234
16.9 Battery-Backed Clock Current Consumption ................................................................................235
16.10 Reduced-Power External Main Oscillator.................................................................................... 236
Chapter 17. Rabbit BIOS and Virtual Driver 237
17.1 The BIOS........................................................................................................................................237
17.1.1 BIOS Services .......................................................................................................................237
17.1.2 BIOS Assumptions ................................................................................................................238
17.2 Virtual Driver.................................................................................................................................238
17.2.1 Periodic Interrupt ...................................................................................................................238
17.2.2 Watchdog Timer Support ......................................................................................................238
Chapter 18. Other Rabbit Software 241
18.1 Power Management Support..........................................................................................................241
18.2 Reading and Writing I/O Registers................................................................................................242
18.2.1 Using Assembly Language ....................................................................................................242
18.2.2 Using Library Functions ........................................................................................................242
18.3 Shadow Registers...........................................................................................................................243
18.3.1 Updating Shadow Registers .................................................................................................. 243
18.3.2 Interrupt While Updating Registers .......................................................................................243
18.3.3 Write-only Registers Without Shadow Registers ..................................................................244
18.4 Timer and Clock Usage..................................................................................................................244
Chapter 19. Rabbit Instructions 247
19.1 Load Immediate Data.....................................................................................................................250
19.2 Load & Store to Immediate Address..............................................................................................250
19.3 8-bit Indexed Load and Store......................................................................................................... 250
19.4 16-bit Indexed Loads and Stores....................................................................................................250
19.5 16-bit Load and Store 20-bit Address ............................................................................................251
19.6 Register to Register Moves ............................................................................................................251
19.7 Exchange Instructions ....................................................................................................................252
19.8 Stack Manipulation Instructions.....................................................................................................252
19.9 16-bit Arithmetic and Logical Ops.................................................................................................252
19.10 8-bit Arithmetic and Logical Ops.................................................................................................253
19.11 8-bit Bit Set, Reset and Test.........................................................................................................254
19.12 8-bit Increment and Decrement....................................................................................................254
19.13 8-bit Fast A Register Operations..................................................................................................255
19.14 8-bit Shifts and Rotates ................................................................................................................ 255
19.15 Instruction Prefixes ......................................................................................................................256

User’s Manual
19.16 Block Move Instructions...............................................................................................................256
19.17 Control Instructions - Jumps and Calls.........................................................................................257
19.18 Miscellaneous Instructions ...........................................................................................................257
19.19 Privileged Instructions..................................................................................................................258
Chapter 20. Differences Rabbit vs. Z80/Z180 Instructions 259
Chapter 21. Instructions in Alphabetical Order With Binary Encoding 261
Appendix A. The Rabbit Programming Port 269
A.1 Use of the Programming Port as a Diagnostic/Setup Port...............................................................270
A.2 Alternate Programming Port............................................................................................................270
A.3 Suggested Rabbit Crystal Frequencies.............................................................................................271
Appendix B. Rabbit 3000 Revisions 273
B.1 Discussion of Fixes and Improvements ...........................................................................................276
B.1.1 Rabbit Internal I/O Registers ...................................................................................................277
B.1.2 Peripheral and ISR Address ....................................................................................................280
B.1.3 Revision-Level ID Register .....................................................................................................282
B.1.4 System/User Mode ..................................................................................................................283
B.1.5 Memory Protection ..................................................................................................................284
B.1.6 Stack Protection .......................................................................................................................289
B.1.7 RAM Segment Relocation .......................................................................................................291
B.1.8 Secondary Watchdog Timer ....................................................................................................292
B.1.9 New Opcodes ..........................................................................................................................293
B.1.10 Expanded I/O Memory Addressing .......................................................................................295
B.1.11 External I/O Improvements ...................................................................................................296
B.1.12 Short Chip Select Timing for Writes .....................................................................................297
B.1.13 Pulse Width Modulator Improvements .................................................................................311
B.1.14 Quadrature Decoder Improvements ......................................................................................314
B.2 Pins with Alternate Functions..........................................................................................................316
Appendix C. System/User Mode 317
C.1 System/User Mode Opcodes............................................................................................................318
C.2 System/User Mode Registers...........................................................................................................319
C.3 Interrupts..........................................................................................................................................321
C.3.1 Peripheral Interrupt Prioritization ...........................................................................................322
C.4 Using the System/User Mode...........................................................................................................324
C.4.1 Memory Protection Only .........................................................................................................324
C.4.2 Mixed System/User Mode Operation ......................................................................................325
C.4.3 Complete Operating System ....................................................................................................326
Appendix D. Rabbit 3000A Internal I/O Registers 327
Notice to Users 335
Index 337

Rabbit 3000 Microprocessor

User’s Manual 1
1. INTRODUCTION
Rabbit Semiconductor was formed expressly to design a a better microprocessor for use in
small and medium-scale controllers. The first microprocessor was the Rabbit 2000. The
second microprocessor, now available, is the Rabbit 3000. Rabbit microprocessor design-
ers have had years of experience using Z80, Z180, and HD64180 microprocessors in small
controllers. The Rabbit shares a similar architecture and a high degree of compatibility
with these microprocessors, but it is a vast improvement.
The Rabbit 3000 has been designed in close cooperation with Z-World, Inc., a long-time
manufacturer of low-cost single-board computers. Z-World’s products are supported by an
innovative C-language development system (Dynamic C). Z-World is providing the soft-
ware development tools for the Rabbit 3000.
The Rabbit 3000 is easy to use. Hardware and software interfaces are as uncluttered and
are as foolproof as possible. The Rabbit has outstanding computation speed for a micro-
processor with an 8-bit bus. This is because the Z80-derived instruction set is very com-
pact, and the timing of the memory interface allows higher clock speeds for a given
memory speed.
Microprocessor hardware and software development is easy for Rabbit users. In-circuit
emulators are not needed and will not be missed by the Rabbit developer. Software devel-
opment is accomplished by connecting a simple interface cable from a PC serial port to the
Rabbit-based target system or by performing software development and debugging over a
network or the Internet using interfaces and tools provided by Rabbit Semiconductor.