Mitsubishi Electric MELSEC iQ-F Series Installation guide

MELSEC iQ-F
FX5U User's Manual (Hardware)
FX5U Training Maunal
MELFT

COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
Controller : PLC
PLC = Programmable Logic Controller
PLC
PLC Sequence Controller Sequencer
PLC
PLC Electric equipment assembly
(sequence control)
PLC Sequence control PLC
Programmable Controller ( PAC (Programmable Automation
Controller) PLC
Automation
(Data logging)
MES 4 Industry 4.0
COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
Sequence Control

COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
Sequence Control PLC
COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
Electric equipment assembly (sequence control)
PLC

COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
PLC
PAC
COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
PLC (1)
Ladder Diagram (LD)
Sequence control

COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
PLC (2)
SFC
COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
PLC (2)
SFC (Sequential Function Chart)
Sequence
Ladder diagram
Sequence control
PLC : Electric
equipment assembly (sequence control)

COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
PLC (3)
ST (Structured Text)
Sequence control
PLC ST Ladder Inline structured text
COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
PLC (3)
Ladder diagram Inline structured text

COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
PLC (4)
FBD (Function
Block Diagram)
PLC
Ladder
(FBD/LD)
Process
control
COPYRIGHT © 2016 MITSUBISHI ELECTRIC FACTORY AUTOMATION (THAILAND) ALL RIGHTS RESERVED
PLC (4)
PLC Process control Process automation
Process CPU FBD PID
loop control
Process automation
Controller Process automation DCS (Distributed Control
System) Controller Network
PLC PLC Process CPU ( PLC
Redundant CPU CPU Hot stand-by)







































































































 




















 


























1 BASICS OF A PROGRAMMABLE CONTROLLER
1.2 Program 1 - 5
1
Program processing sequence
A CPU module executes operations in series from the start step of the program memory from left to right and from top to
bottom (in the order of 1), 2) ... and 17)) in units of a ladder block as shown below.
0
3
7
17
1)
X0
2)
X1
5)
X3
4)
X2
6)
X4
8)
X5
9)
X6
11)
X7
13)
X8
15)
X9
16)
XA
3)
Y11
Y12
Y13
Y14
Y15
Y10
7)
10)
12)
14)
17)

1 OUTLINE
1.1 Part Names 17
1
1OUTLINE
1.1 Part Names
Front panel
No. Name Description
[1] DIN rail mounting hooks Hook for mounting the CPU module on a DIN rail of DIN46277 (35 mm wide).
[2] Expansion adapter connecting
hooks
When connecting an expansion adapter, secure it with these hooks.
[3] Terminal block cover Cover for protecting the terminal block.
The cover can be opened for wiring. Keep the covers closed while equipment is running (power is on).
[4] Built-in Ethernet communication
connector
Connector for connection with Ethernet-compatible devices. (with cover)
For details, refer to MELSEC iQ-F FX5 User's Manual (Ethernet Communication).
[5] Top cover Cover for protecting the SD memory card slot, the RUN/STOP/RESET switch, and others.
The built-in RS-485 communication terminal block, built-in analog I/O terminal block, RUN/STOP/RESET switch,
SD memory card slot, and others are located under this cover.
[6] CARD LED Indicates whether an SD memory card can be used or not.
Lit: Can be used or cannot be removed.
Flashing: In preparation
Off: Not inserted or can be removed.
RD LED Lit when the CPU module is receiving data through built-in RS-485 communication.
SD LED Lit when the CPU module is sending data through built-in RS-485 communication.
SD/RD LED Lit when the CPU module is sending or receiving data through built-in Ethernet communication.
[7] Expansion board connector cover Cover for protecting expansion board connectors, battery, or others.
Connect the battery under this cover.
[8] Input display LED Lit when input is on.
[9] Extension connector cover Cover for protecting the extension connector.
Connect the extension cable of an extension module to the extension connector under the cover.
[10] PWR LED Indicates whether the CPU module is powered or not.
Lit: Powered
Off: Not powered or hardware error (Page 157 Checking with LEDs)
ERR LED Indicates the error status of the CPU module. (Page 157 Checking with LEDs)
Lit: Error or hardware error
Flashing: Factory default setting, error, hardware error, or resetting
Off: Operating normally
P.RUN LED Indicates the program running status.
Lit: Operating normally
Flashing: Paused
Off: Stopped or stop error
BAT LED Indicates the battery status.
Flashing: Battery error
Off: Operating normally (Page 157 Checking with LEDs)
[11] Output display LED Lit when output is on.
[1]
[7]
[8]
[9]
[10]
[11]
[2]
[2]
[3]
[3]
[4]
[5]
[6]

18 1 OUTLINE
1.1 Part Names
With cover open
Use a tool such as a screwdriver to operate RS-485 terminal resistor selector switch.
Make sure that the edge of the tool does not damage the switch or the case.
When the terminal block covers are open
No. Name Description
[1] Built-in RS-485 communication
terminal block
Terminal block for connection with RS-485-compatible devices
[2] RS-485 terminal resistor selector
switch
Switch for switching terminal resistance for built-in RS-485 communication.
[3] RUN/STOP/RESET switch Switch for operating the CPU module. (Page 151 Methods of running, stopping, and resetting)
RUN: Runs the program
STOP: Stops the program
RESET: Resets the CPU module (hold the switch on the RESET side for approximately 1 second.)
[4] SD memory card disable switch Switch for disabling access to the SD memory card when the card is to be removed.
[5] Built-in analog I/O terminal block Terminal block for using the built-in analog function.
[6] SD memory card slot Slot for inserting an SD memory card.
[7] Expansion board connector Connector for connecting an expansion board.
[8] Extension connector Connector for connecting the extension cable of an extension module.
[9] Battery holder Holder for storing an optional battery.
[10] Battery connector Connector for connecting an optional battery.
No. Name Description
[1] Terminal block mounting screws Gradually loosen the left and right screws (alternately), and remove the top of the terminal blocks.
[2] Terminal Terminals for power, input, and output.
For details on the terminal layout, refer to Page 34 Terminal Layout.
[1]
[7]
[8]
[9]
[10]
[2]
[3]
[4]
[5]
[6]
[1]
[1]
[2]
[2]

22 2 SPECIFICATIONS
2.2 Power Supply Specifications
2.2 Power Supply Specifications
The CPU module power supply specifications are explained below.
For the consumption current of extension modules, refer to Page 37 PRODUCT LIST or manuals of each extension
module.
AC power supply type
*1 This item shows value when all 24 V DC service power supplies are used in the maximum configuration connectable to the CPU
module. (The current of the input circuit is included.)
*2 When I/O modules are connected, they consume current from the 24 V DC service power.
For details on the service power supply, refer to Page 57 Limitation on Current Consumption.
*3 The value in [] is capacity of 24 V DC power supply in the case where operating ambient temperature is lower than 0.
The following shows the power failure detection time of the AC power supply type.
Item Specifications
Rated voltage 100 to 240 V AC
Allowable supply voltage range 85 to 264 V AC
Frequency rating 50/60 Hz
Allowable instantaneous power failure time Operation can be continued upon occurrence of instantaneous power failure for 10 ms or less.
When the supply voltage is 200 V AC, the time can be change to 10 to 100 ms by editing the user program.
Power fuse FX5U-32M/E250 V, 3.15 A Time-lag fuse
FX5U-64M/E,
FX5U-80M/E
250 V, 5 A Time-lag fuse
Rush current FX5U-32M/E25 A max. 5 ms or less/100 V AC
50 A max. 5 ms or less/200 V AC
FX5U-64M/E,
FX5U-80M/E
30 A max. 5 ms or less/100 V AC
60 A max. 5 ms or less/200 V AC
Power consumption*1 FX5U-32M/E30 W
FX5U-64M/E40 W
FX5U-80M/E45 W
24 V DC service power
supply capacity*2
FX5U-32M/E400 mA [300 mA*3] (Supply capacity when service power supply is used for input circuit of the CPU module )
480 mA [380 mA*3] (Supply capacity when external power supply is used for input circuit of the CPU module)
FX5U-64M/E600 mA [300 mA*3] (Supply capacity when service power supply is used for input circuit of the CPU module)
740 mA [440 mA*3] (Supply capacity when external power supply is used for input circuit of the CPU module)
FX5U-80M/E600 mA [300 mA*3] (Supply capacity when service power supply is used for input circuit of the CPU module)
770 mA [470 mA*3] (Supply capacity when external power supply is used for input circuit of the CPU module)
5 V DC built-in power
supply capacity
FX5U-32M/E900 mA
FX5U-64M/E,
FX5U-80M/E
1100 mA
*1
1 scan time
Power failure
detection time
SD8008
10 to 13 ms
Approx.
3 ms
t*1
AC power supply
(AC detection)
t: time (as a guideline)
100 V AC: 0 ms to approximately 60 ms
200 V AC: 0 ms to approximately 100 ms
SM8000:
SM8007:
SM8008:
RUN monitor
Momentary
power failure
detection
Power failure
detected

24 2 SPECIFICATIONS
2.3 Input Specifications
2.3 Input Specifications
The CPU module input specifications are explained below.
24 V DC Input (sink/source)
The input points in the table below indicate the CPU module terminal points.
Item Specifications
No. of input points FX5U-32M16 points
FX5U-64M32 points
FX5U-80M40 points
Connection type Removable terminal block (M3 screws)
Input type Sink/source
Input signal voltage 24 V DC +20 %, -15%
Input signal current X0 to X17 5.3 mA/24 V DC
X20 and subsequent 4.0 mA/24 V DC
Input impedance X0 to X17 4.3 kΩ
X20 and subsequent 5.6 kΩ
ON input sensitivity
current
X0 to X17 3.5 mA or more
X20 and subsequent 3.0 mA or more
OFF input sensitivity current 1.5 mA or less
Input response
frequency
FX5U-32MX0 to X5 200 kHz
When capturing pulses of a response frequency of 50 to 200 kHz, refer to Page 112 In the case of
capturing high-speed pulses.
FX5U-64M,
FX5U-80M
X0 to X7
FX5U-32MX6 to X17 10 kHz
FX5U-64M,
FX5U-80M
X10 to X17
FX5U-64M,
FX5U-80M
X20 and
subsequent
0.1±0.05 kHz
Pulse waveform Waveform
T1 (pulse width) T2 (rise/fall time)
FX5U-32MX0 to X5 2.5 μs or more 1.25 μs or less
FX5U-64M,
FX5U-80M
X0 to X7
FX5U-32MX6 to X17 50 μs or more 25 μs or less
FX5U-64M,
FX5U-80M
X10 to X17
Input response time
(H/W filter delay)
FX5U-32MX0 to X5 ON: 2.5 μs or less
OFF: 2.5 μs or less
FX5U-64M,
FX5U-80M
X0 to X7
FX5U-32MX6 to X17 ON: 30 μs or less
OFF: 50 μs or less
FX5U-64M,
FX5U-80M
X10 to X17
FX5U-64M,
FX5U-80M
X20 and
subsequent
ON: 50 μs or less
OFF: 150 μs or less
Input response time
(Digital filter setting value)
None, 10 μs, 50 μs, 0.1 ms, 0.2 ms, 0.4 ms, 0.6 ms, 1 ms, 5 ms, 10 ms (initial values), 20 ms, 70 ms
When using this product in an environment with much noise, set the digital filter.
Input signal format No-voltage contact input
Sink: NPN open collector transistor
Source: PNP open collector transistor
Input circuit insulation Photo-coupler insulation
Indication of input operation LED is lit when input is on
T1 T1
T2 T2

2 SPECIFICATIONS
2.4 Output Specifications 21
2
2.4 Output Specifications
The CPU module output specifications are explained below.
Relay output
Item Output Specifications
No. of output points FX5U-32MR/ 16 points
FX5U-64MR/ 32 points
FX5U-80MR/ 40 points
Connection type Removable terminal block (M3 screws)
Output type Relay
External power supply 30 V DC or less
240 V AC or less ("250 V AC or less" if not a CE, UL, cUL compliant item)
Max. load 2 A/point
The total load current per common terminal should be the following value.
 4 output points/common terminal: 8 A or less
 8 output points/common terminal: 8 A or less
For details on the common, refer to
Page 29 Interpretation of terminal block layout.
Min. load 5 V DC, 2 mA (reference values)
Open circuit leakage current
Response time OFF ON Approx. 10 ms
ON OFF Approx. 10 ms
Insulation of circuit Mechanical insulation
Indication of output operation LED is lit when output is on
Output circuit configuration
A number is entered in the of [COM ].
AC power supply
Load
Fuse
Y
DC power supply
Fuse
Y
COM
COM
Load

2 SPECIFICATIONS
2.5 Input/Output Derating Curve 27
2
Transistor output
2.5 Input/Output Derating Curve
The derating curve below shows the simultaneous ON ratio of available PLC inputs or outputs with respect to the ambient
temperature. Use the PLC within the simultaneous input or output ON ratio range shown in the figure.
Item Output specifications
No. of output points FX5U-32MT/16 points
FX5U-64MT/32 points
FX5U-80MT/40 points
Connection type Removable terminal block (M3 screws)
Output type FX5U-MT/S Transistor/sink output
FX5U-MT/SS Transistor/source output
External power supply 5 to 30 V DC
Max. load 0.5 A/point
The total load current per common terminal should be the following value.
• 4 output points/common terminal: 0.8 A or less
• 8 output points/common terminal: 1.6 A or less
For details on the common, refer to Page 35 Interpretation of terminal block layout.
Open circuit leakage current 0.1 mA or less/30 V DC
Voltage drop when ON Y0 to Y3 1.0 V or less
Y4 and subsequent 1.5 V or less
Response time Y0 to Y3 2.5 μs or less/10 mA or more (5 to 24 V DC)
Y4 and subsequent 0.2 ms or less/200 mA or more (24 V DC)
Insulation of circuit Photo-coupler insulation
Indication of output operation LED is lit when output is on
Output circuit configuration
Load
Fuse
DC power supply
Y
COM
A number is entered in the of [COM ].
Load
Fuse
A number is entered in the of [+V ].
Sink output wiring Source output wiring
DC power supply
Y
+V
AC power supply type
Derating curve
Simultaneous ON ratio Simultaneous ON ratio
When service power supply or external power
supply (24 V DC) is used for input circuits
DC power supply type
Derating curve
When external power supply
(24 V DC) is used for input circuits
100%
Ambient
temperature
Ambient
temperature
applicable
5550-20
80%
100%
5550-20
70%
applicable

28 2 SPECIFICATIONS
2.6 Performance Specifications
2.6 Performance Specifications
*1 Interrupt from the intelligent function module and high-speed pulse input/output module.
*2 The value listed above indicates the number of files stored in the root folder.
*3 Clock data is retained using the power accumulated in a large-capacity capacitor incorporated into the PLC. When voltage of the large-
capacity capacitor drops, clock data is no longer accurately retained. The retention period of a fully charged capacitor (electricity is
conducted across the PLC for at least 30 minutes) is 10 days (ambient temperature: 25). How long the capacitor can hold the data
depends on the operating ambient temperature. When the operating ambient temperature is high, the holding period is short.
*4 It is possible to back up all devices in device (high-speed) area. When a battery is used, it is also possible to back up devices in device
(standard) area.
Item Specification
Control system Stored-program repetitive operation
Input/output control system Refresh system
(Direct access input/output allowed by specification of direct access input/output [DX, DY])
Programming
specifications
Programming language Ladder diagram (LD), structured text (ST), function block diagram/ladder diagram (FBD/LD)
Programming extension function Function block (FB), function (FUN), label programming (local/global)
Constant scan 0.2 to 2000 ms (can be set in 0.1 ms increments)
Fixed cycle interrupt 1 to 60000 ms (can be set in 1 ms increments)
Timer performance specifications 100 ms, 10 ms, 1 ms
No. of program executions 32
No. of FB files 16 (Up to 15 for user)
Operation
specifications
Execution type Standby type, initial execution type, scan execution type, event execution type
Interrupt type Internal timer interrupt, input interruption, high-speed comparison match interrupt, interrupt by
modules*1
Command
processing time
LD X0 34 ns
MOV D0 D1 34 ns
Memory
capacity
Program capacity 64 k steps
(128 kbytes, flash memory)
SD memory card Memory card capacity (SD/SDHC memory card: Max. 16 Gbytes)
Device/label memory 120 kbytes
Data memory/standard ROM 5 Mbytes
Flash memory (Flash ROM) write count Maximum 20000 times
File storage
capacity
Device/label memory 1
Data memory
P: No. of program files
FB: No. of FB files
P: 32, FB: 16
SD Memory Card NZ1MEM-2GBSD: 511*2
NZ1MEM-4GBSD, NZ1MEM-8GBSD, NZ1MEM-16GBSD: 65534*2
Clock function Display data Year, month, day, hour, minute, second, day of week (leap year automatic detection)
Precision Differences per month ±45 sec./25(TYP)
Power failure
retention
(clock data*3)
Retention method Large-capacity capacitor
Retention time 10 days (Ambient temperature: 25)
No. of input/
output points
(1) No. of input/output points 256 points or less
(2) No. of remote I/O points 384 points or less
Total No. of points of (1) and (2) 512 points or less
Power failure
retention
(device)
Power failure retention capacity Maximum 12 k word*4

2 SPECIFICATIONS
2.6 Performance Specifications 29
2
Number of device points
*1 Can be changed with parameters within the capacity range of the CPU built-in memory.
*2 Total of the index register (Z) and long index register (LZ) is maximum 24 words.
Item Base Max. number of points
No. of user device
points
Input relay (X) 8 1024 points The total number of X and Y assigned to input/output points is up to
256 points.
Output relay (Y) 8 1024 points
Internal relay (M) 10 32768 points (can be changed with parameter)*1
Latch relay (L) 10 32768 points (can be changed with parameter)*1
Link relay (B) 16 32768 points (can be changed with parameter)*1
Annunciator (F) 10 32768 points (can be changed with parameter)*1
Link special relay (SB) 16 32768 points (can be changed with parameter)*1
Step relay (S) 10 4096 points (fixed)
Timer system Timer (T) 10 1024 points (can be changed with parameter)*1
Accumulation
timer system
Accumulation timer
(ST)
10 1024 points (can be changed with parameter)*1
Counter
system
Counter (C) 10 1024 points (can be changed with parameter)*1
Long counter (LC) 10 1024 points (can be changed with parameter)*1
Data register (D) 10 8000 points (can be changed with parameter)*1
Link register (W) 16 32768 points (can be changed with parameter)*1
Link special register (SW) 16 32768 points (can be changed with parameter)*1
No. of system device
points
Special relay (SM) 10 10000 points (fixed)
Special register (SD) 10 12000 points (fixed)
Module access device Intelligent function module device 10 65536 points (designated by U\G)
No. of index register
points
Index register (Z)*2 10 24 points
Long index register (LZ)*2 10 12 points
No. of file register
points
File register (R) 10 32768 points (can be changed with parameter)*1
No. of nesting points Nesting (N) 10 15 points (fixed)
No. of pointer points Pointer (P) 10 4096 points
Interrupt pointer (I) 10 178 points (fixed)
Others Decimal
constant (K)
Signed 16 bits: -32768 to +32767, 32 bits: -2147483648 to [phone]
Unsigned 16 bits: 0 to 65535, 32 bits: 0 to 4294967295
Hexadecimal constant (H) 16 bits: 0 to FFFF, 32 bits: 0 to FFFFFFFF
Real constant
(E)
Single precision E-3.40282347+38 to E-1.17549435-38, 0, E1.17549435-38 to E3.40282347+38
Character string Shift-JIS code max. 255 single-byte characters (256 including NULL)

30 2 SPECIFICATIONS
2.7 Built-in Analog Specifications
2.7 Built-in Analog Specifications
The analog input/output specifications of the built-in analog function are explained below.
For details on the analog built-in function, refer to MELSEC iQ-F FX5 User's Manual (Analog Control).
Analog input
*1 Products manufactured before June 2016 do not adapt to this specification.
*2 "Digit" refers to digital values.
Analog output
*1 There is a dead band near 0 V output, which is an area where some analog output values do not reflect digital input values.
*2 External load resistance is set to 2 kΩwhen shipped from the factory. Thus, output voltage will increase somewhat if the resistance is
set higher than 2 kΩ. When the resistance is 1 MΩ, output voltage increases maximum 2%.
*3 Products manufactured before June 2016 do not adapt to this specification.
*4 "Digit" refers to digital values.
Item Specifications
Analog input points 2 points (2 channels)
Analog input Voltage 0 to 10 V DC (input resistance 115.7 kΩ)
Digital output Unsigned 12-bit binary
Device allocation SD6020 (Input data of ch1)
SD6060 (Input data of ch2)
I/O characteristics, Maximum resolution Digital output value 0 to 4000
Maximum resolution 2.5 mV
Accuracy
(Accuracy for the full scale of the digital
output value)
Ambient temperature
25 ±5
Within ±0.5% (±20 digit*2)
Ambient temperature
0 to 55
Within ±1.0% (±40 digit*2)
Ambient temperature
-20 to 0*1
Within ±1.5% (±60 digit*2)
Conversion speed 30 μs /channels (data refreshed every operation cycle)
Absolute maximum input -0.5 V, +15 V
Insulation method Inside the CPU module and the analog input circuit are not insulated. Between input
terminals (channels) is not insulated.
Occupied points 0 points (does not pertain to the max. No. of input/output points of the CPU module.)
Terminal block used European-type terminal block
Item Specifications
Analog output points 1 points (1 channels)
Digital input Unsigned 12-bit binary
Analog output Voltage 0 to 10 V DC (external load resistance 2 k to 1 MΩ)
Device allocation SD6180 (Output setting data of ch1)
I/O characteristics, Maximum resolution*1 Digital input value 0 to 4000
Maximum resolution 2.5 mV
Accuracy*2
(Accuracy for the full scale of the analog
output value)
Ambient temperature
25 ±5
Within ±0.5% (±20 digit*4)
Ambient temperature
0 to 55
Within ±1.0% (±40 digit*4)
Ambient temperature
-20 to 0*3
Within ±1.5% (±60 digit*4)
Conversion speed 30 μs (data refreshed every operation cycle)
Insulation method Inside the CPU module and the analog output circuit are not insulated.
Occupied points 0 points (does not pertain to the max. No. of input/output points of the CPU module.)
Terminal block used European-type terminal block

2 SPECIFICATIONS
2.8 Communication Specifications 31
2
2.8 Communication Specifications
The built-in Ethernet and built-in RS-485 communication specifications are as explained below.
Built-in Ethernet communication
For details of built-in Ethernet communication, refer to the following.
MELSEC iQ-F FX5 User's Manual (Ethernet Communication)
MELSEC iQ-F FX5 User's Manual (SLMP)
*1 IEEE802.3x flow control is not supported.
*2 Number of stages that can be connected when a repeater hub is used. When a switching hub is used, check the specifications of the
switching hub used.
*3 The first device for MELSOFT connection is not included in the number of connections. (The second and the following devices are
included.)
*4 The CC-Link IE field network Basic and FTP server are not included in the number of connections.
*5 If the first octet is 0 or 127, a parameter error (2222H) will occur. (Example: 0.0.0.0, 127.0.0.0, etc.)
*6 A straight cable can be used. If a personal computer or GOT and CPU module are directly connected a cross cable can be used.
Item Specifications
Data transmission speed 100/10 Mbps
Communication mode Full-duplex (FDX) / Half-duplex (HDX)*1
Interface RJ45 connector
Transmission method Base band
Maximum segment length (The distance between hub and node) 100 m
Cascade connection 100BASE-TX Max. 2 stages*2
10BASE-T Max. 4 stages*2
Protocol type CC-Link IE field network Basic
MELSOFT connection
SLMP (3E frame)
Socket communication
Predefined protocol support
FTP server
Number of simultaneously open connections allowed Total of 8 connections*3*4
(Up to 8 external devices can access one CPU module at the same time.)
Hub*1 Hubs with 100BASE-TX or 10BASE-T ports can be used.
Insulation method Pulse transformer insulation
IP address*5 Initial value: 192.168.3.250
Cable used*6 For 100BASE-TX connection Ethernet standard-compatible cable, category 5 or higher (STP cable)
For 10BASE-T connection Ethernet standard-compatible cable, category 3 or higher (STP cable)