Renesas RL78/I1D Installation and operating instructions

Application note
R01AN3597EJ0100 Rev.1.00 Page 1 of 42
Jan. 31, 2017
RL78/I1D
Operation State Switching IAR
Summary
The application note shows the register setting sequence for the switch of RL78/I1D operation state, using the
Operation State Control. After reset, it operates in the LV mode. The flash operation mode is switched one by one by
the button pressing (LV mode → LS mode → HS mode → LS mode → LP mode → LS mode →LV mode, repetition at
the following). The power-supply voltage VDD should be confirmed with the A/D converter when switching to the HS
mode, and if the voltage is out of specified range, the transition should be avoided.
Object device
RL78/I1D
When applying the application note to other microcomputers please change it according to the specification and
evaluate it enough.
R01AN3597EJ0100
Rev.1.00
Jan. 31, 2017

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 2 of 42
Jan. 31, 2017
Contents
1. Specification ............................................................................................................................................ 3
2. Operation condition confirmation ............................................................................................................ 4
3. Hardware explanation ............................................................................................................................. 5
3.1. Example of hardware structure ........................................................................................................ 5
3.2. Used pin list ..................................................................................................................................... 5
4. Software explanation .............................................................................................................................. 6
4.1. Outline of operation ......................................................................................................................... 6
4.2. Setting of option byte ....................................................................................................................... 7
4.3. List of Constants .............................................................................................................................. 7
4.4. List of Variable ................................................................................................................................. 8
4.5. Function list ...................................................................................................................................... 9
4.6. Function specification .................................................................................................................... 10
4.7. Flow chart ...................................................................................................................................... 14
4.7.1. The main processing .............................................................................................................. 14
4.7.2. Initialization ............................................................................................................................. 15
4.7.3. Peripheral function Initialization ............................................................................................. 16
4.7.4. I/O Port Setup ......................................................................................................................... 16
4.7.5. CPU clock initialization ........................................................................................................... 18
4.7.6. 12-bit interval timer initialization ............................................................................................. 23
4.7.7. Clock output initialization ........................................................................................................ 24
4.7.8. INTP0 initialization .................................................................................................................. 24
4.7.9. The main user initialization ..................................................................................................... 25
4.7.10. INTP0 interrupt enable processing ..................................................................................... 25
4.7.11. 12-bit interval timer start processing ................................................................................... 26
4.7.12. Clock output start processing ............................................................................................. 26
4.7.13. Flash operation mode switching (LV) processing ............................................................... 27
4.7.14. Flash operation mode switching (LS normal) processing ................................................... 29
4.7.15. Flash operation mode switching (LS low consumption) processing ................................... 31
4.7.16. Flash operation mode switching (HS) processing .............................................................. 32
4.7.17. A/D converter initialization .................................................................................................. 34
4.7.18. A/D conversion operation start processing ......................................................................... 35
4.7.19. A/D converter stop processing ........................................................................................... 35
4.7.20. Flash operation mode switching (LP) processing ............................................................... 36
4.7.21. External interruption (INTP0) processing ........................................................................... 37
4.7.22. 12-bit interval timer interrupt processing ............................................................................ 39
4.7.23. A/D conversion complete interrupt processing ................................................................... 40
4.7.24. A/D conversion result acquisition process .......................................................................... 40
5. Power supply current measurement of the flash operating modes ...................................................... 41
6. Sample code ......................................................................................................................................... 42
7. Reference document ............................................................................................................................ 42

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 3 of 42
Jan. 31, 2017
1. Specification
When the button is pressed (the INTP0 interrupt is generated), the flash operation mode is changed. After all the
RL78/I1D supported operation state transitions are executed, it returns back to the state same as after reset.
Table 1.1 shows peripheral function and usage and Figure 1.1 shows the operation state transition sequence order.
Table 1.1 Peripheral function and usage
Peripheral function Usage
A/D converter Measurement of VDD voltage
12-bit interval timer LED lighting control
Flash operation mode:
LV (Low voltage main) mode
Regulator mode:
Normal setting
Flash operation mode:
LS (Low speed main) mode
Regulator mode:
Normal setting
Flash operation mode:
LS (Low speed main) mode
Regulator mode:
Low consumption setting
Flash operation mode:
LS (Low speed main) mode
Regulator mode:
Normal setting
Flash operation mode:
HS (High speed main) mode
Regulator mode:
Normal setting
Flash operation mode:
LS (Low speed main) mode
Regulator mode:
Normal setting
Flash operation mode:
LP (Low consumption main) mode
Regulator mode:
Low consumption setting
Transition state0
(After Reset)
Transition state1
Transition state2
Transition state3
Transition state4
Transition state5
Transition state6
Transition state7
Flash operation mode:
LS (Low speed main) mode
Regulator mode:
Normal setting
Figure 1.1 Operation state transition sequence order

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 4 of 42
Jan. 31, 2017
2. Operation condition confirmation
The sample code of this application note confirms operation at the conditions stated below.
Table 2.1 Operation condition confirmation
Item Content
MCU RL78/I1D (R5F117GC)
Operating frequency ･High-speed on-chip oscillator (HOCO) clock: 16 MHz, 8MHz, 4 MHz
･Middle-speed on-chip oscillator (MOCO) clock: 4MHz, 1MHz
･Low-speed on chip oscillator clock: 15KHz
･CPU/peripheral hardware clock: 16MHz, 8MHz, 4MHz, 1 MHz
Operation voltage 3.0 V (operable at 1.6V-3.6V).
LVD operation (VLVD): LVD off
Integrated development
environment
IAR Embedded Workbench for Renesas RL78 V2.21.2
C compiler IAR C/C++ Compiler for Renesas RL78 V2.21.1.1833

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 5 of 42
Jan. 31, 2017
3. Hardware explanation
3.1. Example of hardware structure
Figure 3.1 shows an example of the hard structure used in the application note
RL78/I1D
VDD/EVDD
VSS/EVSS
AVDD
AVSS P40/TOOL0 For on chip debug
RESET
P60
P61
REGC
LED1 LED2
INTP0
Figure 3.1 Hardware structure
Note: It is the circuit image and shows the simplified outline of the connection. Please design to do the pin processing
etc. appropriately, and to meet with the electrical characteristics when the circuit is actually designed (Please
connect the input only port to VDD or VSS through a resistor individually).
3.2. Used pin list
Table 3.1 shows the used pin and function.
Table 3.1 Used pin and function
Pin name I/O Content
P60 Output LED1 turning on control
P61 Output LED2 turning on control
P137/INTP0 Input Operation state switching

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 6 of 42
Jan. 31, 2017
4. Software explanation
4.1. Outline of operation
In this sample code, the operation state of RL78/I1D is switched by the button pressing (INTP0 interrupt generation).
There are 8 kinds of operation states with combination of the flash operation mode and the regulator mode. After 8-time
external interrupt INTO0 generations, it returns back to the state same as after reset. The operation state is displayed by
the combination of turning on, turning off, and blinking LED. The fixed periodical interrupt processing triggered by the
12-bit interval timer updates the LED display. The transition to HS (high speed main) mode is executed when the VDD
voltage is 2.4V or more. In the case of VDD below 2.4V, the transition to the HS mode is not executed. LED is blinked
to inform the error.
Table 4.1 shows operation state detail and operation state transition.
Table 4.1 Operation state detail and operation state transition
Transition
state
State LED1 LED2 Operation clock Range of
operation
voltage
Status of the
next
transition
0
(after
reset)
LV mode Turning off Turning on HOCO: 4MHz 1.6V~3.6V 1
1 LS mode
(Normal
setting)
Turning on Turning off HOCO: 8MHz 1.8V~3.6V 2
2 LS mode
(low
consumption
setting)
High-speed
blinking
Turning off MOCO: 4MHz 1.8V~3.6V 3
3 LS mode
(Normal
setting)
Turning on Turning off HOCO: 8MHz 1.8V~3.6V 4 or
4-Error
4 HS mode Turning on Turning on HOCO: 16MHz 2.4V~3.6V 5
4-Error LS mode
(Normal
setting)
Super-high-speed
blinking
Super-high-speed
blinking
HOCO: 8MHz 1.8V~3.6V 5
5 LS mode
(Normal
setting)
Turning on Turning off HOCO: 8MHz 1.8V~3.6V 6
6 LP mode Low-speed
blinking
Turning off MOCO: 1MHz 1.8V~3.6V 7
7 LS mode
(Normal
setting)
Turning on Turning off HOCO: 8MHz 1.8V~3.6V 0

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 7 of 42
Jan. 31, 2017
4.2. Setting of option byte
Table 4.2 shows the setting of option byte. Please set the appropriate value to fit the different system.
Table 4.2 Optional byte setting
Address Set value Content
000C0H/010C0H 11101111B Watch dog timer operation stop
(count stop after reset)
000C1H/010C1H 11111111B LVD off
000C2H/010C2H 00101011B LV mode, High-speed on-chip oscillator : 4MHz
000C3H/010C3H 10000100B On chip debug enable
4.3. List of Constants
Table 4.3 lists the constants that are used in the sample program.
Table 4.3 Constants for the Sample Program
Constant Setting Description
_00_TRANSITION_STATUS_0 00H Transition status 0
_01_TRANSITION_STATUS_1 01H Transition status 1
_02_TRANSITION_STATUS_2 02H Transition status 2
_03_TRANSITION_STATUS_3 03H Transition status 3
_04_TRANSITION_STATUS_4 04H Transition status 4
_05_TRANSITION_STATUS_5 05H Transition status 5
_06_TRANSITION_STATUS_6 06H Transition status 6
_07_TRANSITION_STATUS_7 07H Transition status 7
_00_FLASHMODE_LV 00H LED control status (LV mode)
_01_FLASHMODE_LS_0 01H LED control status (LS(normal) mode)
_02_FLASHMODE_LS_1 02H LED control status (LS (low consumption) mode)
_04_FLASHMODE_HS 04H LED control status (HS mode)
_08_FLASHMODE_LP 08H LED control status (LP mode)
_10_FLASHMODE_HS_ERROR 10H LED control status (HS error mode)

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 8 of 42
Jan. 31, 2017
4.4. List of Variable
Table 4.4 lists the global variable that is used by this sample program.
Table 4.4 Global variable
Type Variable identifier Content Use function
uint16_t g_flash_mode State variable of flash operation mode r_it_interrupt,
switch_flashmode_to_LV,
switch_flashmode_to_LS_0,
switch_flashmode_to_LS_1,
switch_flashmode_to_HS,
switch_flashmode_to_LP,
uint16_t g_transition_status Transition state variable r_intc0_interrupt
uint16_t g_ad_result Value of A/D conversion result switch_flashmode_to_HS,
r_adc_interrupt
uint16_t g_ad_busy A/D conversion completion flag r_adc_interrupt,
switch_flashmode_to_HS

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 9 of 42
Jan. 31, 2017
4.5. Function list
Table 4.5 shows the function list.
Table 4.5 Function
Function name Outline
R_MAIN_UserInit The main user initialization
R_INTC0_Start INTP0 interrupt enable processing
R_IT_Start 12-bit interval timer start processing
R_PCLBUZ1_Start Clock output start processing
R_ADC_Start A/D conversion operation start processing
R_ADC_Stop A/D converter stop processing
switch_flashmode_to_LV The flash operation state is switched to the LV mode.
switch_flashmode_to_LS_0 The flash operation state is switched to the LS (normal) mode.
switch_flashmode_to_LS_1 The flash operation state is switched to the LS (low consumption) mode.
switch_flashmode_to_HS The flash operation state is switched to the HS mode.
switch_flashmode_to_LP The flash operation state is switched to the LP mode.
switch_flashmode_to_LV_M The flash operation state is switched to the LV mode(MOCO).
r_adc_interrupt A/D conversion complete interrupt processing
R_ADC_Result A/D conversion result acquisition process
r_intc0_interrupt External interrupt processing
r_it_interrupt 12-bit interval timer interrupt processing

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 10 of 42
Jan. 31, 2017
4.6. Function specification
Below shows the function specification of the sample code.
R_MAIN_UserInit
Outline The main user initialization.
Header r_cg_macrodriver.h, r_cg_userdefine.h, r_cg_intc.h, r_cg_it.h, r_cg_pclbuz.h
Declaration void R_MAIN_UserInit(void)
Explanation Performs initialization necessary to the operation of the application.
Parameter None
Return value None
R_INTC0_Start
Outline INTP0 interrupt enable processing.
Header r_cg_macrodriver.h, r_cg_userdefine.h, r_cg_intc.h
Declaration void R_INTC0_Start(void)
Explanation After clearing the INTP0 interrupt request flag of, it will allow the interrupt.
Parameter None
Return value None
R_IT_Start
Outline 12-bit interval timer start processing.
Header r_cg_macrodriver.h, r_cg_userdefine.h, r_cg_it.h
Declaration void R_IT_Start(void)
Explanation Start the count operation of the 12-bit interval timer.
Parameter None
Return value None
R_PCLBUZ1_Start
Outline Clock output start processing.
Header r_cg_macrodriver.h, r_cg_userdefine.h, r_cg_pclbuz.h
Declaration void R_PCLBUZ1_Start(void)
Explanation Start the clock count operation.
Parameter None
Return value None
R_ADC_Start
Outline A/D conversion operation start processing.
Header r_cg_macrodriver.h, r_cg_userdefine.h, r_cg_adc.h
Declaration void R_ADC_Start(void)
Explanation Start the A/D conversion operation.
Parameter None
Return value None

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 11 of 42
Jan. 31, 2017
R_ADC_Stop
Outline A/D converter stop processing.
Header r_cg_macrodriver.h, r_cg_userdefine.h, r_cg_adc.h
Declaration void R_ADC_Stop(void)
Explanation Stop the A/D conver operation.
Parameter None
Return value None
switch_flashstatemode_to_LV
Outline The flash operation state is switched to the LV mode.
Header r_cg_intc.h
Declaration void switch_flashmode_to_LV(void)
Explanation The flash operation state is switched to the LV mode.
Parameter None
Return value None
switch_flashmode_to_LS_0
Outline The flash operation state is switched to LS (normal) mode.
Header r_cg_intc.h
Declaration void switch_flashmode_to_LS_0(void)
Explanation The flash operation state is switched to LS (normal) mode.
Parameter None
Return value None
switch_flashmode_to_LS_1
Outline The flash operation state is switched to LS (low consumption) mode.
Header r_cg_intc.h
Declaration void switch_flashmode_to_LS_1(void)
Explanation The flash operation state is switched to LS (low consumption) mode.
Parameter None
Return value None
switch_flashmode_to_HS
Outline The flash operation state is switched to the HS mode.
Header r_cg_intc.h
Declaration void switch_flashmode_to_HS(void)
Explanation The flash operation state is switched to the HS mode.
Parameter None
Return value None

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 12 of 42
Jan. 31, 2017
switch_flashmode_to_LP
Outline The flash operation state is switched to the LP mode.
Header r_cg_intc.h
Declaration void switch_flashmode_to_LP(void)
Explanation The flash operation state is switched to the LP mode.
Parameter None
Return value None
switch_flashstatemode_to_LV_M
Outline The flash operation state is switched to the LV mode(MOCO).
Header r_cg_intc.h
Declaration void switch_flashmode_to_LV_M(void)
Explanation The flash operation state is switched to the LV mode. Set the CPU clock to the Middle-speed
on-chip oscillator.
Parameter None
Return value None
r_adc_interrupt
Outline A/D conversion complete interrupt processing
Header r_cg_macrodriver.h, r_cg_userdefine.h, r_cg_adc.h
Declaration __interrupt static void r_adc_interrupt(void)
Explanation A/D function is stopped, and the result of A/D conversion is stored in RAM area.
Parameter None
Return value None
R_ADC_Result
Outline A/D conversion result acquisition process
Header r_cg_macrodriver.h, r_cg_userdefine.h, r_cg_adc.h
Declaration None
Explanation Store the results of A/D conversion in the RAM area.
Parameter None
Return value None
r_intc0_interrupt
Outline External interrupt processing
Header r_cg_macrodriver.h、r_cg_userdefine.h、r_cg_intc.h
Declaration __interrupt static void r_intc0_interrupt(void)
Explanation Pushing button calls this function where operation state switching is executed.
Parameter None
Return value None

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 13 of 42
Jan. 31, 2017
r_it_interrupt
Outline 12-bit interval timer interrupt processing
Header r_cg_macrodriver.h、r_cg_userdefine.h、r_cg_intc.h、r_cg_intp.h
Declaration __interrupt static void r_it_interrupt(void)
Explanation LED state is updated according to the state of operation state.
Parameter None
Return value None

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 14 of 42
Jan. 31, 2017
4.7. Flow chart
Figure 4.1 shows the whole flowchart.
Figure 4.1 Overall Flow
4.7.1. The main processing
Figure 4.2 shows the flowchart of main processing.
main
: while(1) loop
Main initialization
functionR_MAIN_UserInit()
HALT
external interrupt input (INTP0)
Initialization setting function
hdwinit()
Figure 4.2 The main processing

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 15 of 42
Jan. 31, 2017
4.7.2. Initialization
Figure 4.3 shows the flowchart of initialization flow chart.
hdwinit
Maskable interrupt disable
Peripheral function initialization
R_Systeminit()
return
IE ← 0
Port initialization
CPU clock initialization
12-bit interval timer initialization
Clock output initialization
External interrupt initialization
Figure 4.3 Initialization

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 16 of 42
Jan. 31, 2017
4.7.3. Peripheral function Initialization
Figure 4.4 shows the flowchart of peripheral function initialization.
Figure 4.4 Peripheral function initialization
4.7.4. I/O Port Setup
Figure 4.5 shows the flowchart of I/O Port Setup.
Figure 4.5 I/O Port Setup
Caution: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of
any unused input-only ports to VDD or VSS via a separate resistor.

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 17 of 42
Jan. 31, 2017
Setting up the LED1-LED2 pin
 Port register (P6)
 Port mode register (PM6)
Select I/O mode and output level of each port for LED1,LED2
Symbol: PM6
7 6 5 4 3 2 1 0
0 0 0 0 P63 P62 P61 P60
0 0 0 0 0 0 1 1
Bit 1
P61 P61 I/O mode selection
0 Output 0
1 Output 1
Bit 0
P60 P60 I/O mode selection
0 Output 0
1 Output 1
Symbol: PM6
7 6 5 4 3 2 1 0
1 1 1 1 PM63 PM62 PM61 PM60
1 1 1 1 0 0 0 0
Bit 1
PM61 PM61 I/O mode selection
0 Output mode (output buffer on)
1 Input mode (output buffer off)
Bit 0
PM60 PM60 I/O mode selection
0 Output mode (output buffer on)
1 Input mode (output buffer off)
Caution: For details on the register setup procedures, refer to RL78/I1D User's Manual: Hardware.

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 18 of 42
Jan. 31, 2017
4.7.5. CPU clock initialization
Figure 4.6 shows the flowchart of CPU clock initialization.
Figure 4.6 CPU clock initialization
Note: Refer to RL78/G13 (R01AN2575J) application note for CPU clock setting (R_CGC_Create()).

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 19 of 42
Jan. 31, 2017
Symbol: CMC
7 6 5 4 3 2 1 0
EXCLK OSCSEL EXCLKS OSCSELS 0 AMPHS1 AMPHS0 AMPH
0 0 0 0 0 0 0 0
Bits 7 and 6
EXCLK OSCSEL High-speed system clock pin
operation mode X1/P121 pin X2/EXCLK/P122 pin
0 0 Input port mode Input port
0 1 X1 oscillation mode Crystal/ceramic resonator connection
1 0 Input port mode Input port
1 1 External clock input mode Input port External clock input
Bits 5 and 4
EXCLKS OSCSELS Subsystem clock pin
operation mode XT1/P123 pin XT2/EXCLKS/P124 pin
0 0 Input port mode Input port
0 1 XT1 oscillation mode Crystal resonator connection
1 0 Input port mode Input port
1 1 External clock input mode Input port External clock input
Caution: For details on the register setup procedures, refer to RL78/I1D User's Manual: Hardware.
 Clock operation mode control register (CMC)
High-speed system clock pin operation mode: Input port mode
Subsystem clock pin operation mode: Input port mode
Setting up the clock operation mode

RL78/I1D Operation state switching IAR
R01AN3597EJ0100 Rev.1.00 Page 20 of 42
Jan. 31, 2017
 Clock operation status control register (CSC)
High-speed system clock operation control: Stopped
Subsystem clock operation control: Stopped
High-speed on-chip oscillator clock operation control: Operating
Controlling the operation of the clocks
Symbol: CSC
7 6 5 4 3 2 1 0
MSTOP XTSTOP 0 0 0 0 MIOEN HIOSTOP
1 1 0 0 0 0 0 0
Bit 7
MSTOP
High-speed system clock operation control
X1 oscillation mode External clock input
mode Input port mode
0 X1 oscillator operating External clock from
EXCLK pin is valid Input port
1 X1 oscillator
stopped
External clock from
EXCLK pin is invalid
Bit 6
XTSTOP
Subsystem clock operation control
X1 oscillation mode External clock input
mode Input port mode
0 X1 oscillator operating External clock from
EXCLKS pin is valid Input port
1 XT1 oscillator
stopped
External clock from
EXCLKS pin is invalid
Bit 1
MIOEN High-speed on-chip oscillator clock operation control
0 High-speed on-chip oscillator operating
1 High-speed on-chip oscillator stopped
Bit 0
HIOSTOP High-speed on-chip oscillator clock operation control
0 High-speed on-chip oscillator operating
1 High-speed on-chip oscillator stopped
Caution: For details on the register setup procedures, refer to RL78/I1D User's Manual: Hardware.