
SAMSUNG Proprietary-Contents may change without notice
CircuitDescription
2-5
ThisDocumentcan notbe used withoutSamsung'sauthorization
During wrting process,CP_WENislowand it enableswriting process toflashmemoryand SCRAM.During reading
process,CP_OENislowand it output information whichislocatedat the address fromthetrident intheflashmemory or
SCRAMto datalines.Eachchipselectsignalsinthetridentselectflashmemory orSCRAM.Reading orwriting
procedureisprocessedafterCP_WENorCP_OENisenabled.MemoriesuseFLASH_RESET,whichisbufferedsignalof
RESET fromCSP2200,forESDprotection.A[0]signalenableslowerbyteofSCRAMand UPPER_BYTE signalenables
higherbyteofSCRAM.
2-2-6.Trident
Trident isconsisted ofARMcore and DSP core.Ithas20K*16bitsRAM144K*16bitsROMintheDSP.Ithas
4K*32bitsROMand 2K*32bitsRAMintheARMcore.DSP isconsisted oftimer,onebit input/outputunit(BIO),JTAG,
EMIand HDS(HardwareDevelopmentSystem).ARMcoreisconsisted ofEMI,PIC(ProgrammableInterruptController),
reset/power/clock unit,DMAcontroller,TIC(TestInterface Controller),peripheralbridge,PPI,SSI(SynchronousSerial
Interface),ACCs(Asynchronouscommunicationscontrollers),timer,ADC,RTC(Real-TimeClock)and keyboardinterface.
DSP_AB[0~8],address linesofDSP core and DSP_DB[0~15],datalinesofDSP core are connectedtoCSP2200.A[0~20],
address linesofARMcore and D[0~15],datalinesofARMcore are connectedtomemory,LCDand YMU762.
ICP(InterprocessorCommunication Port)controlsthe communication betweenARMcore and DSP core.
CSROMEN,CSRAMENand CS1NtoCS4NintheARMcore are connectedtoeachmemory.WENand OENcontrol the
process ofmemory.ExternalIRQ(InterruptReQuest)signalsfromeach units,suchas,YMU,Ear-jack,Ear-mic and
CSP1093,needthe compatibleprocess.
SomePPIpinshasmany specialfunctions.CP_KB[0~9] receivethestatusfromkeyFPCB and areusedforthe
communicationsusing datalink cable(DEBUG_DTR/RTS/TXD/RXD/CTS/DSR).
And UP_CS/SCLK/SDI,controlsignalsforCSP2200 areoutputtedthrough PPIpins.Ithas signalportfor
charging(CHG_DET),SIM_RESET and FLIP_SNSwithwhichweknowsopen.closedstatusof folder.Ithas JTAG control
pins(TDI/TDO/TCK) forARMcore and DSP core.Itrecieves13MHz clockinCKIpinfromexternalTCXO and receives
32.768KHz clockfromX1RTC.ADC(Analog toDigitalConvertor) partreceivesthestatusoftemperature,batterytype and
battery voltage.And controlsignals(DSP_INT,DSP_IOand DSP_RWN) forDSP core areused.ItenablesmainLCD with
DSP IPpins.
2-2-7.CSP2200
CSP2200 isintegratedthetiming and controlfunctionsforGSM2+mobile application withtheADCand DACfunctions,
and powermanagementblock.TheCSP2200 interfacestothetrident,via a 16-bit parallel interface.Itservesasthe
interface thatconnectsaDSP totheRFcircuitryinaGSM2+mobiletelephone.DSP canload 148 bitsofburstdata
intoCSP2200’
sinternalregister,and programCSP2200’
sevent timing and controlregisterwiththe exact timetosend the
burst.Whenthetiming portion ofthe event timing and controlregistermatchestheinternalquarter-bit counterand internal
frame counter,the148 bitsintheinternalregisterareGMSKmodulatedaccording toGSM2+standards.Theresulting
phaseinformation istranslatedintoIand Qdifferentialoutputvoltagesthatcan be connected directlytoanRFmodulator
at theTXOPand TXON pins.TheDSP isnotifiedwhenthetransmission iscompleted.For receiving baseband data,a
DSP can programCSP2200’
sevent timing and controlregisterwiththe exact timetostartreceiving Iand Qsamples
through TXIPand TXINpins.