Sanyo HVR-DX700 User manual

FILE NO.
HVR-DX700
(Product Code: 1 682 342 65)
(Australia, New Zealand)
HVR-DX710
(Product Code: 1 682 342 66)
(Australia, New Zealand)
SERVICE MANUAL
SPECIFICATIONS
REFERENCE No. SM0905006
Power Source: 200-240V 50/60Hz
Power Consumption: 57W
Dimensions: 435(W) x 60(H) x 343(D)mm
Net Weight: Approx. 5.6kg
Specifications subject to change without notice.
HDD/DVD Recorder
00-32HVR-DX700-710.indd0100-32HVR-DX700-710.indd01 2006/10/1211:37:152006/10/1211:37:15

SPECIFICATIONS ...............................................................................................................2
SCHEMATIC DIAGRAM..................................................................................................................7
....24PCB CIRCUIT BOARD ..............................................................................................................
INSTRUMENT DISASSEMBLY .....................................................................................................31
PACKING VIEW.............................................................................................................................32
1
CONTENTS
00-32HVR-DX700-710.indd200-32HVR-DX700-710.indd2 2006/10/1211:37:162006/10/1211:37:16

SECTION 1st Model REMARK
MODEL
-Local Model DG-M13E1D-HR/O , DG-M23E1D-HR/O
-Description DVD Recorder + HDD
-Target Area For Australia
-Mass Production '06.07
GENERAL
-Power Plug 2-Pin type ( For Australia)
-Set Size (WxHxD)
- wihtout leg 435 x 55 x 343 mm
- with leg 435 x 60 x 343 mm
-Safety Regulation CE
-Set Weight (Net/Gross) 4.3Kg / 5.6Kg
-Power Print on Rear Panel 200~240V, 50/60Hz
-Operation temperature 35
-Power Consumption
- Maximum 57 W
- Operate 40 W
- Stand-By(power off) 4.5 W
-Power Failure Compensation 1 Min.
-Stuffing Quantity
- 20 ft 824 EA
- 40 ft 1724 EA
- 40 ft (HQ) 1954 EA
DVD MODULE Spec.
-Manufactruer of FEM (Front End Module) Lite On / Daewoo
-Interface ATA (IDE bus) Interface
-Opitical P/U SANYO & SONY
-FE Chip MT1818, MT1816
-BE chip type Numbers DMN-8652
HDD Spec.
-Drive interface ATA (IDE bus) Interface
-Capacity 80GB/ 160 GB (1platter) 250G Available
-RPM 7200 RPM
-Start time 8 sec ( 15 sec max )
-Stop time 12 sec ( 20 sec max )
PLAYABLE DISC TYPE
-DVD Type :
DVD-ROM / DVD+R / DVD+RW / DVD-R / DVD-RW /
DVD-RAM
Yes to All (Except DVD-RAM) - DVD+R/-R After finalize
- DVD-R/-RW (Video Format)
-CD Type : CD-ROM / CD-R / CD-RW Yes to All
-Video Format :
DVD / VCD / SVCD / MPEG 4 / JPEG / Kodak picture
CD / DviX
Yes to All
(Except MPEG4, Kodak Picture CD)
-Audio Format :
DVD-Audio / SACD / HDCD / CDDA / MP3 / WMA / MP3
Pro
CDDA / MP3 - WMA is Hidden
-Disc size 8cm/12cm
-Regional Code 4
PLAYBACK FEATURES
-Disc access time ( play ready time from drawer close
press) Less than 20 sec.
-Fast Scan Motion (FWD / REV) ; DVD (ROM/-VIDEO/-
VR) (O/O) : x2, x4, x8, x16, x32
-Fast Scan Motion (FWD / REV) ; HDD (With Time
Shifting) (O/O) : x2, x4, x8, x16, x32(except REV x2)
-Fast Scan Motion (FWD / REV) ; VCD (O/O) : x2, x4, x8, x16, x32
-Fast Scan Motion (FWD / REV) ; CDDA,MP3 (O/O) : x2
-Fast Scan Motion (FWD / REV) ; DivX (O/O) : x2, x4, x8
-Slow Motion (FWD / REV) ; DVD (ROM/-VIDEO/-VR) (O/O) : x1/2, x1/4, x 1/8
-Slow Motion (FWD / REV) ; HDD (O/O) : x1/2, x1/4, x 1/8
-Slow Motion (FWD / REV) ; VCD (O/X) : x1/2, x1/4, x 1/8
-Slow Motion (FWD / REV) ; CDDA,MP3 (X/X)
-Slow Motion (FWD / REV) ; DivX (X/X)
-Next, Previous O
-Resume play O (DVD Only)
-Frame-by-Frame Playback (FWD / REV) (O/X) : DVD, HDD, VCD DVD-R/RW After finalized, DVD
Video format HDD OK
-Search Title / Chapter / Track / Time
DVD : Title & Chapter
HDD : Title & Chapter
VCD : Track
CDDA/MP3 : X
-Zoom (In Playback or Pause state) O (x2, x4)
AAA
2
S P E C IF IC AT IO NS

SECTION 1st Model REMARK
-Subtitle O (DVD-ROM Only)
-Multi-angle playback O (DVD-ROM Only) - Only in case that DVD-Video disk
supports multi-angle scenes
-Random Playback X
-Program Playback X
-Repeat
DVD : Chapter Title Disc Shuffle
Scan Off
HDD : Chapter Title Disc Off
VCD : Track Disc Off
CDDA/MP3 : Track All Off
-Repeat A-B DVD,HDD,VCD
-Yes DVD X
-Clear Play X
-Auto Play X
-x2 Audio X
-Combination Playback : JPG + MP3 Only O
SYSTEM
-Language 15 languages
E/G/F/S/I/D/Nr/Sw/Pr/H/R/Po/Da/Fi/Cz
English, German, French,
Spanish, Italian, Dutch,
Norwegian, Swedish, Portuguese,
Hungarian, Russian,
Polish, Danish, Finnish, Czech
- ENGLISH
-On-screen display on/off-user selectable X
-Disk Type displayed OSD / Front Panel Display O/X
-Company LOGO SANYO
-Screen Saver X
-PBC for VCD 2.0 or SVCD O
-Parental lock O
-Child Lock O (Pushing PWR Key 5sec.)
-TV Aspect Ratio (16x9, Pan Scan, letterbox) O
-Upgradeable Flash Memory Capability by CD O
-Video Output Format PAL
-Information On HDD Size & Available Space O
-Erase all program on HDD O
-Auto Chapter Making (5Min, 10Min, 15Min, Off) O
-Closed Caption X
-Menu Language Change O
-Subtitle Laguage Select O
-Audio Language Select O
-Network DVD (Digital 5) X
-Up Scalar Analog Video Out (720p / 1080i) X
-HDMI X
-AV LINK X
-CM Skip X
-Time Shift Mode O (Buffering 60Min.)
-PIP X
-DV Camcorder Control X
File Management & Editing
-Rename O
-Erase Disc O - Erase all titles on the disc
-Overwrite disc O - Record a new title to the beginning
of the title list
-Lock O
-Protect O
-Edit
- Append X
- Split O (Title / Chapter)
- Delet O (Title / Chapter)
- Delet All O (Chapter)
-Menu Display
Thumbnail (Title) O
Thumbnail Change O
-Manual Chapter Making / Delete Chapter Mark X/X
-Chapter Hide / Unhide O
-Edit Title Name O
RECORDING
-Dual Format X
-Video Recording Format DVD + VR Format
-Video Recording Compress Format MPEG II
-DVD Type DVD+R / DVD+RW /
3
S P E C IF IC AT IO NS

SECTION 1st Model REMARK
-Disk Recording Rate (Mbps) & Recording Hour with 4.7
GB HQ : 9.5 Mbps, 60min
SP : 5.1 Mbps, 120min
EP : 2.5 Mbps, 240min
SLP : 1.7 Mbps, 360min
-HDD Recording Capacity (160GB) HQ : 9.5 Mbps, 32Hr
SP : 5.1 Mbps, 66Hr
EP : 2.5 Mbps, 128Hr
SLP : 1.7 Mbps, 195Hr
-DVD data full
- Record (Include T.REC, & OTR) Stop - Warning message such as 'DISC
FULL'
-HDD data full
Stop - Manual Space Management
(Default)
- Automatic Space Management
(oldest title erase)
-Initialize DVD+R / DVD+RW
-Finalize DVD+R / DVD-R
-Time Shifting REC O
-HDD Recording and DVD Playback O
-DVD Recording and HDD Playback O
-REC Bit Rate Selection O - By GUI & RCU key
-Transrating DVD HDD ( REC Speed ) X
-HDD DVD copy Disc Writing speed O - X 2.4
-HDD DVD copy O ( MP3, JPG, JPEG, DivX)
TIMER
-Date Recognized Period 2005~2104
-Number of Timer Recording 8 Events / 1 Year
-Clock display method 24 Hour
-Manual Clock Setting O
-Auto Clock Setting O
-Timer Recording System
- General O
- ShowView (VideoPlus+) X
- VPS / PDC X
- EPG X
-One Touch Recording O
- Recording Time Display Method Recording Hours (Unit of 15Min) HDD ; Max (10 Hours / 15Min in any
Mode)
-Once Recording O
-Daily Recording O
-Weekly Recording O
-Weekend Recording O
-Timer Recording Contents Display O
-Method to Timer Recording O Auto Start when Power-Off
Warning&Selection when Power-ON
-Timer Recording Start Timing On Time - Set turns on eariler than
Recording time
-Priority on Overlap Timer Recording X - Conflict message will be shown up
on the screen
Broadcasting Tuner
-Broadcasting System PAL-B/G
-Channel Selection Method Programmable F/S
-Band
- PAL-B/G,I/I V-L, V-H, UHF
- PAL/SECAM-L V-L/L', V-H, UHF
-Total Channel Number
- PAL BG 116 CH( CH 02-69, 74-80, CC 01-41)
- PAL I/I 116 CH( CH 01-13, 21-69, CC 01-54)
- PAL D/K 119 CH( CH01-12, 21-69, CC 01-58)
- SECAM L 99 CH( CH 02-10, 21-69, CC 01-41)
-Position Memory Number 99CH
-Auto Channel Setting
- Auto Search & Memory O
- Auto Channel Sorting Option License (Royalty)
- Auto Station Name Display O
-Manual Channel Setting
- CH Direct Input O
- Manual Search & Memory O
- Manual Channel Clear O
- Record (Include T.REC, & OTR)
4
S P E C IF IC AT IO NS

SECTION 1st Model REMARK
- Manual Channel Align O
-Manual Fine Tuning
- Memory Available O
- E2PROM O
-RF Modulation Out X - 21 pin Scart Cable Accessory
VIDEO
<PAL/SECAM>
-Horizontal Resolution ( line input ) HQ/SP : 500 Lines (DVD+R/RW)
EP/SLP : 250 Lines (DVD+R/RW)
<PAL/SECAM>
-Screen size(MPEG encoder) HQ/SP: 720x576 (DVD+R/RW)
LP/EP : 352x576 (DVD+R/RW)
SLP : 352x288 (DVD+R/RW)
-Video DAC 8bit
-Video output signal : NTSC / PAL / PAL 60Hz / PAL-
50Hz / SECAM PAL
-Progressive Scanning O - 576p By Setup menu & RCU key
-Component / RGB Select O (OSD)
AUDIO
-Audio Recording Format MPEG I Layer II
-Sampling Rate 48 KHz
-Audio ADC/DAC 24bit
-S/N Ratio ( line input ) 65 dB weighted
-Dynamic range ( line input ) 75 dB
-Digital output DTS, AC3, MPEG2
-Audio Digital-to-analog converter 96kHz/24bit
-Dolby Digital Down Mix (5.1ch to LtRt out) O
-Dolby Digital Passthrough O
-DTS Digital Passthrough O
-MPEG-2 Audio Passthrough O
-Dolby Digital 5.1-Ch decoding O
-DTS Digital 5.1-Ch decoding X
-Open MP3 Compatible (pre recorded MP3 Discs) O
-AC-3/PCM data Conversion O - Down Mixing
-3D Surround O
-Dynamic range control O
Front Panel
-Front Panel Key
11 Key
Open/Close, Play, Stop, REC, NEXT, PREV,
DVD/HDD, Menu, Standby/ON, PR+ , PR-
-LED Indicator X
-Front A/V jacks 2EA FOR AUDIO (R/L)
1EA FOR VIDEO
-IEEE 1394 DV Input O
-S-VIDEO Input O
-USB Input X
-Memory Card Slot X
-PCMCIA X
Front Panel DISPLAY
-Device LED Array
-Display Size 62(W) x 18(H) mm
-Display Color RED / YELLOW
-Language English
-Clock / Counter Change
- On DVD Out Clock
- On DVD In Clock
-Clock Display Method 24 Hour
-Counter Display Method Real Time
-Dimmer at Power Off O
Rear Panel
-Analog Audio In (L/R RCA Jack) 1 EA
-Analog Audio Out (L/R RCA Jack) 1 EA
-S-video Out 1 EA
-Composite Video In (Yellow RCA Jack) 1 EA
-Composite Video Out (Yellow RCA Jack) 1 EA
-Component Out (Y/Pb/Pr RCA Jack) 1 EA
-Component Pair Analog Audio Out (L/R RCA Jack) 1 EA
-EURO AV (SCART 1) : Composite / RGB Switchable X
-EURO AV (SCART 2) : Decoder X
-DVI X
-HDMI X
-Digital Audio In / Out Output Only
5
S P E C IF IC AT IO NS

SECTION 1st Model REMARK
- Coaxial O
- Optical O
 Power cord Type Polarized
- Cord Holder O
 Spec & Serial Number Label O (DEC's spec)
 Antenna Jack Type F type : 1 Pair
- Antenna Jack Layout In : Up , Out : Down
REMOTE CONTROL
 Tool VR-FA3FC0
 Multi-brand TV Control X
 Code type DAEWOO - Mitsubishi format
 IR (Infra-Red) Response O
 Back-lit remote X
 Joy Stick X
 Jog / Shuttle on Remote X
Accessories
 RMC O
 Batteris O
 Bundle Disc O
 Power Cord X
 RF cable O
 Composite A/V Cable O
 Component Video Cable X
 S-video cable (4 pin mini DIN) - 6' X
 Scart Cable X
 Coaxial, Optical Cable X
 IB/Safety Tips O
 IB, Number of Books / Language TBD
 IB, Color / Size B,W / B5
 Safety Sheet / Product Registration Card TBD
 POP Material O
 Advertisement Material O
 Sensormatic Tag TBD
6
SPECIFICATIONS
00-32HVR-DX700-710.indd700-32HVR-DX700-710.indd7 2006/10/1211:37:192006/10/1211:37:19

7
SCHEMATIC DIAGRAM
A A
B B
C C
D D
E E
4 4 3 3 2 2 1 1
LSI 8652
MSP
R/L
AUDIO DAC
AUDIO IN SCART1
VFD DRIVER
IIC
AUDIO FROM FRONT
IIS
IIC
ISP
MM1443
S-Video TO JACK
CCIR656 VCLK
COMPOSITE OUT TO CANAL
MM1443
R/L
VIDEO SWITCH AND BUFFER
RESET
VIDEO IN FROM FRONT S-Video
PSCAN COMPONENT OUT
DVD RECORDER LOADER ATAPI 1
BUFFER
LC74793
DECODER
IIC
RESET
VIDEO IN FROM TUNER
MPEG2
IIS
MUX
IIC
IC CANAL+
RESET
SAA7115
FLASH 32M BYTE
CCIR656 VCLK IIS
IC CANAL+
DATA
VIDEO IN FROM SCART1
MSP3417
RGB OUT TO SCART
CCIR656[7..0]
COMPOSITE OUT TO CANAL
TSB41AB1
RGB OUT TO SCART
VIDEO IN FROM SCART2
VFD/KEY
PSCAN COMPONENT OUT
VPS PDC
ATAPI
ADR/CTL
M3777
AUDIO ADC
DDRAM(256M BIT)
IIS
IIC MASTER
TUNER
OPTION
VIDEO SWITCH
VIDEO
IIC
LA73053
VIDEO FROM FRONT
ADR/CTL
IIC SLAVE
R/L
AUDIO
RESET
AUDIO OUT TO MM1443
CCIR656[7..0]
DATA
CODEC
IIC
MICOM
ISP
LPF SWITCH
DV 1394 INPUT
S-Video TO JACK
REMOCON RECEIVER
ATAPI
HDD ATAPI2
RESET
HDMI
HDMI
CS 5340
CS4344
VIDEO BLOCK DIAGRAM
00-32HVR-DX700-710.indd800-32HVR-DX700-710.indd8 2006/10/1211:37:202006/10/1211:37:20

8
SCHEMATIC DIAGRAM
00-32HVR-DX700-710.indd900-32HVR-DX700-710.indd9 2006/10/1211:37:202006/10/1211:37:20

9
SCHEMATIC DIAGRAM
00-32HVR-DX700-710.indd1000-32HVR-DX700-710.indd10 2006/10/1211:37:202006/10/1211:37:20

10
SCHEMATIC DIAGRAM
00-32HVR-DX700-710.indd1100-32HVR-DX700-710.indd11 2006/10/1211:37:212006/10/1211:37:21

11
SCHEMATIC DIAGRAM
00-32HVR-DX700-710.indd1200-32HVR-DX700-710.indd12 2006/10/1211:37:212006/10/1211:37:21

12
SCHEMATIC DIAGRAM
00-32HVR-DX700-710.indd1300-32HVR-DX700-710.indd13 2006/10/1211:37:222006/10/1211:37:22

13
SCHEMATIC DIAGRAM
00-32HVR-DX700-710.indd1400-32HVR-DX700-710.indd14 2006/10/1211:37:222006/10/1211:37:22

14
SCHEMATIC DIAGRAM
00-32HVR-DX700-710.indd1500-32HVR-DX700-710.indd15 2006/10/1211:37:232006/10/1211:37:23

15
SCHEMATIC DIAGRAM
00-32HVR-DX700-710.indd1600-32HVR-DX700-710.indd16 2006/10/1211:37:232006/10/1211:37:23

16
SCHEMATIC DIAGRAM
A A
B B
C C
D D
E E
4 4 3 3 2 2 1 1
JTAG HEADER
Delete Component
/RST_SiI9190
2. Pin No. E24 : add to Pull down resistor 1. Pin No. E26, C19, B19, C20 --> N.C 4. Pin No. AC19 : slave SDA --> Master SDA 3. Pin No. AF14 : add to Pullup resistor
Change List 5. Pin No. AD21 : slave SCL --> Master SCL 6. Pin No. AE10 : E5_GPIO2 --> slave SCL 7. Pin No. AE9 : E5_GPIO3 --> slave SDA 8. Pin No. AE19 : E5_SIO IRRX --> Master INT
(Reserve)
(Reserve)
(ATN_FM)
(ETHNET)
(FP SCLK)
(POWER DOWN LOADER)
(RDY_FM)
E5_SDRAM_CS1
(FLASH)
(FP D_HOST)
(FP D_FM)
(Ain_Sel2) (Ain_Sel1)
(Reset Audio and BTSC)
2.5V
3.3V
5V
1.8V
(/RST_VI)
(MUTE) (INT_VI)
(BIO_PHY_PD)
(To HDMI_INT)
Caps with smaller capacitance values to be closer to respective power pins compared to those of larger values. All should be as close as possible. General decoupling cap placement:
(/RST_PHY) (Input only) (Input only)(NC)
(NC)
(/ETHER_IRQ)
(NC) (NC)
(NC)
E5_UART1_RX E5_UART 1_TX
E5_SPI_CS3
E5_SPI_CS2
E5_GPIO7 E5_GPIO6 E5_GPIOx32
E5_GPIO3(SDA)
E5_GPIOx31
SDA(MASTER) SCL(MASTER)
INT(MASTER)
E5_UART2_RX E5_UART 2_TX
E5_TDO
E5_GPIOx29
E5_GPIOx35 E5_GPIO5 E5_GPIO2(SCL) E5_GPIO4 E5_GPIO1 E5_GPIO0
MCONFIG E5_/DTACK /E5_CS2 /E5_CS1 /E5_CS0 /WAIT
E5_TMS
ATAPI2_DATA9
VOCLK
VO_22
E5_AI_FSYNC
ATAPI1_DATA8 ATAPI1_DATA11 ATAPI2_ADD3
VO_18
VI_D0
E5_TCK
E5_SDRAM_DQ26
E5_SDRAM_DQ23
E5_SDRAM_DQ18
E5_SDRAM_DQ11
E5_SDRAM_DQ15
E5_SDRAM_DQ2
ATAPI1_DATA0 ATAPI1_DATA7
VO_D2
ATAPI2_DATA7
VOVSYNC
VO_13 VO_11 VO_20
AO_0
ATAPI1_DATA3 ATAPI1_DATA6 ATAPI1_DATA9 ATAPI1_DATA12 ATAPI1_DATA15
VO_D22 VI_D6
E5_GPIOx35
AO_2
E5_SDRAM_DQ8
ATAPI1_DATA14 ATAPI1_ADD4 HD5 HD13
/E5_CS1
VO_D0
E5_TRST _L
E5_AI_MCLKO
ATAPI2_DATA8
E5_AO_SCLK
E5_SDRAM_DQ30
E5_SDRAM_DQ20
HD0
E5_TCK
VO_D15
E5_AO_MCLKO
ATAPI2_DATA4 ATAPI2_ADD2
VOHSYNC
VO_5 VO_1
E5_SDRAM_DQ28
E5_SDRAM_DQ24
E5_SDRAM_DQ9
E5_SDRAM_DQ3
ATAPI1_ADD2
VO_D7 VO_D9 VO_D5 VO_D12
ATAPI2_DATA0
VOE
VO_12 VO_19 VO_17
E5_TMS
ATAPI1_DATA2 ATAPI1_DATA4
VO_7 VO_4
VI_D9
E5_SDRAM_DQ25
E5_SDRAM_DQ7
E5_GPIO4
MCONFIG
E5_GPIOx34E5_GPIOx34
VO_D19
ATAPI2_DATA6 ATAPI2_DATA15
VI_CLK0 VI_D7 VI_D1
E5_SDRAM_DQ29
E5_SDRAM_DQ19
E5_SDRAM_DQ0
E5_/DTACK
VO_D8 VO_D3 VO_D13
ATAPI2_ADD0
VO_8 VO_2
VI_VSYNC
CLK_E5_CLKI
E5_SDRAM_DQ10
ATAPI1_ADD1
VO_D6 VO_D16
ATAPI2_DATA2 ATAPI2_DATA3 ATAPI2_DATA11
VO_9 VO_3
VI_D5
E5_SDRAM_DQ22
E5_SDRAM_DQ12
E5_SDRAM_DQ1
ATAPI1_DATA5 HD2
VO_D1
VO_15 VO_6
VI_D3 VI_D2
CLK_E5_CLKX E5_AI_SCLK E5_AO_LRCK
AO_1
E5_SDRAM_DQ5
ATAPI1_ADD3 HD12
/E5_CS2
E5_TDI
VO_D23 VO_D20
ATAPI2_DATA13
VI_D8
E5_SDRAM_DQ31
E5_SDRAM_DQ16
E5_GPIO5
ATAPI1_DATA13 HD6 HD8 HD14 HD15
VO_D10 VO_D14
ATAPI2_DATA10 ATAPI2_DATA12
VO_0 VO_23 VO_16
ATAPI1_DATA10 ATAPI1_ADD0
VO_D18
ATAPI2_DATA5
E5_TRST _L
E5_SDRAM_DQ21
E5_SDRAM_DQ17
E5_SDRAM_DQ4
HD4
VO_D11 VO_D17
ATAPI2_ADD1
VO_14 VO_21
E5_TDO
AO_3
E5_SDRAM_DQ27
E5_SDRAM_DQ14
ATAPI1_DATA1 HD11
VO_D21
/WAIT
ATAPI2_DATA14
VO_ACTIVE
VO_10
VI_D4
E5_TDI
E5_AO_IEC958
E5_SDRAM_DQ13
E5_SDRAM_DQ6
HD1 HD3 HD7 HD9 HD10
VO_D4
ATAPI2_DATA1 ATAPI2_ADD4
BIO_PHY_CTL0
9
BIO_LREQ
9
E5_GPIOx33 12
E5_UART2_TX
7
ATAPI1_DATA[15..0]8
VI_CLK011
VI_VSYNC
E5_GPIOx40
12
ATAPI1_ADD[4..0] 8
AO_D07,12 AO_D312 AO_D212 AO_D112
AO_SCLK7,12
AO_FSYNC7,12
ATAPI2_DATA[15..0]8
ATAPI1_DMARQ 8 ATAPI1_IORDY 8 ATAPI1_DMAACK_L 8 ATAPI1_DIOW_L 8 ATAPI1_INTRQ 8 ATAPI1_DIOR_L 8
E5_SDRAM_CS0
5
INT(MASTER)
7
E5_SDRAM_DQM2
5
E5_SDRAM_DQM1
5
E5_SDRAM_DQM0
5
E5_SDRAM_DQM3
5
E5_SDRAM_DQS1
5
E5_SDRAM_DQS3
5
E5_SDRAM_DQS0
5
E5_SDRAM_DQS2
5
E5_GPIOx29 12
VO_D[23..0]12
E5_SPI_CLK
8
E5_SPI_MOSI
8
E5_SPI_MISO
8
E5_SPI_CS2
HD[15..0] 7,8
/RST_ATAPI1 8 /RST_ATAPI2 8
VO_VSYNC 12 VO_HSYNC 12 VO_DE 12
E5_GPIO7
E5_M A1 7,8 E5_M A4 7,8 E5_M A2 7,8 E5_M A37,8 E5_M A5 7,8 E5_MA 22 8
VO_CLK 12
/E5_CS0 8
AI_D0 7
/SYS_RST 7,8
VREF
5,6
E5_ALE 7,8
E5_GPIOx45
E5_GPIO3(SDA) E5_GPIO0 E5_GPIO1 E5_GPIO2(SCL) 7 E5_GPIO5 E5_GPIO4
USB_D0-
9
USB_OC0
9
USB_D0+
9
USB_PO0
9
E5_SDRAM_A7
5
E5_SDRAM_A5
5
E5_SDRAM_A6
5
E5_SDRAM_A1
5
E5_SDRAM_A3
5
E5_SDRAM_A14
5
E5_SDRAM_A10
5
E5_SDRAM_A11
5
E5_SDRAM_A8
5E5_SDRAM_A0
5
E5_SDRAM_A2
5
E5_SDRAM_A4
5
E5_SDRAM_A9
5
E5_SDRAM_A15
5
E5_SDRAM_A12
5
AO_IEC958 7,12
E5_GPIOx359
E5_GPIO6
AI_SCLK 7 AI_FSYNC 7 AI_MCLKO 7
E5_SDRAM_DQ[31..0]5
E5_UART2_RX
7
ATAPI2_ADD[4..0] 8
SCL(MASTER)
7,8,12
SDA(MASTER)
7,8,12
/E5_WEL 7,8 /E5_OE 7,8
USB_D1+
9
USB_D1-
9
USB_PO1
9
USB_OC1
9
VI_D[9..0] 211
E5_GPIOx36
9
E5_SDRAM_CLK#0
5
E5_SDRAM_CLK0
5
E5_SDRAM_CLK1
5
E5_SDRAM_CAS#
5
E5_SDRAM_WE#
5
E5_SDRAM_RAS#
5
E5_SDRAM_CLK#1
5
E5_SDRAM_CLKE
5
/E5_WEL 7,8
E5_SPI_CS3
8
E5_GPIOx31 E5_GPIOx34 AO_MCLKO 7,12 E5_GPIOx32 12 Pr/R_Out 7
BIO_LPS
9
Y/G_Out 7
BIO_LINK_ON
9
BIO_PHY_DATA4
9
Pb/B_Out 7
BIO_PHY_DATA3
9
Y_Out 7
BIO_PHY_DATA2
9
BIO_PHY_DATA5
9
BIO_PHY_CTL1
9
C_Out 7
BIO_PHY_CLK
9
BIO_PHY_DATA0
9
CVBS_Out 7
BIO_PHY_DATA1
9
BIO_PHY_DATA6
9
BIO_PHY_DATA7
9
ATAPI2_IORDY 8 ATAPI2_DIOW_L 8 ATAPI2_DMARQ 8 ATAPI2_DIOR_L 8 ATAPI2_DMAACK_L 8 ATAPI2_INTRQ 8
GND
E5_AVDD
E5_V5BIAS
GND
E5_VPAD
E5_VPAD
SSTL2_VDD
E5_VCOREE5_VPAD
GND
GND
E5_VPAD
E5_VPAD
GND
E5_VPAD
GND
V33_E5_DAC_AVDD
GND
VCC E5_V5BIAS V25
E5_VPAD
V18
SSTL2_VDD
E5_VPAD
V18_E5_DAC_DVDD
V33_E5_DAC_AVDD V33_E5_USB E5_VDDREF E5_AVDD
GND
GND
E5_VCORE
E5_VCORE
E5_AVDD
E5_VPAD
E5_VDDREF E5_AVDD
GND GND
GND
GND GND GND
SSTL2_VDD
GND
VO_GND GND
V33_E5_USB
E5_VPAD
GND
VO_GND
E5_VDDREF
V18_E5_DAC_DVDD
GND
GND
GND
RN02 22 RN03 22 RN04 22 RN01 22
RN28 10K
RN22 22 RN21 22 RN20 22
RN16 22/RP
1 8 2 7 3 6 4 5
CN01 15P XN0 1
13.5MHZ
CN02 15P
CN06 0.1UF
+
CN05 100UF/10V
JP9
TCON_06/2.0mm
1 2 3 4 5 6
CN59 0.1UF
RN52 10K
RN19 4.7K
RN50 10K RN51 10K
RN18 22/RP
4 5 3 6 2 7 1 8
+CN09
10UF/6V/A
ADDRDATA
SIO
SDRAM I/F
RST-
MASTERSLAVE
MCONFIG CS- RD- DMAREQ A0 A1 A2 HINT- RD WAIT- DTACK- D31 D30 D29 D28 D27 D26 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D4 D3 D2 D1 D0
UDS- LDS- PCMCIA_IOW- PCMCIA_IOR- WR-
D25 D24 D23 D22 D21 D20 D19 D18
MA[21] MA[20] MA[19] MA[18] MA[17] MA[16] MA[15] MA[14] MA[13] MA[12] MA[11] MA[10] MA[9] MA[8] MA[7] MA[6]
CONTROL
ATAPI2 I/F
ATAPI I/F
SD/CD SBP
SBP_D[7] SBP_D[6] SBP_D[5] SBP_D[4] SBP_D[3] SBP_D[2] SBP_D[1] SBP_D[0] SD_ERROR SD_SECSTART SBP_CLK SBP_REQ SBP_RD SBP_ACK SBP_FRAME SD_D[0] SD_D[1] SD_D[2] SD_D[3] SD_D[4] SD_D[5] SD_D[6] SD_D[7] SD_CLK SD_ACK SD_RDREQ SD_WRREQ
DATAADDRCONTROL
IDCUART1 UART2SPI IR
CS10-
CS11-GPIOx[25]
GPIOx[24]
VDENC
012
CPST Y -
C CPST -
G/Y Y - B/Pb C CPST R/Pr C CPST
SEL
2nd 24-bit VI_D0 VI_D1 VI_D2 VI_D3 VI_D4 VI_D5 VI_D6 VI_D7 VI_D8 VI_D9
VO_D16 VO_D17 VO_D18 VO_D19 VO_D20 VO_D21 VO_D22 VO_D23
VIO
VIN
JTAG
SYSTEM
GPIOx[31] GPIOx[34]
GPIO[7] GPIO[6]
AIN
AOUT
GPIOx[35]
CS[9]- CS[8]-
USB 1394 POWER GND
PADS CORE SDRAM
SDR DDR
3.3V 2.5V 5V
BIAS
3.3V 1.8V 3.3V
PLL PLL
VREF
GPIOx[43]
GPIOx[44]
GPIOx[23] GPIOx[22] GPIOx[21] GPIOx[20] GPIOx[19] GPIOx[18] GPIOx[17] GPIOx[16] CD_DATA CD_LRCK CD_BCK CD_C2PO
voutvin
YCPST -
TOP VIEW
2nd VO_D0 VO_D7 VO_D6 VO_D5 VO_D4 VO_D3 VO_D2 VO_D1 vout
VI_D10 VI_D11 VI_D12 VI_D13 VI_D14 VI_D15 20-bit
vin
All the singals with * and the ATAPI-2 I/F are not available in 308-pin package
NOTE:
E5.1-BGA-388-A
J3
AE19
L4
M4
M3
J2
J1
K3
K2
J4
L3
L2
L1
H3
K1
AC12
AC7
D21
C21
T16
R16
AC13
AC14
AC15
D14
D15
D19
D20
P4
R4
T4
AA4
AA23
AC6
AC21
D11
D12
D13
C22
D23
M23
N24
P24
R24
T24
U23
C23
L11
L12
L13
L14
L15
L16
M11
M12
M13
M14
M15
M16
N11
N12
N13
N14
N15
N16
P11
P12
P13
P14
P15
P16
R11
R12
R13
R14
R15
T11
T12
T13
T14
T15
AF5 AE5 AF19 AF18 AF17 AF16 AE6 AC8 AF6 AD7 AE7 AF7 AD9 AC9 AE8 AF8 AD11 AE12 AF11 AC11 AF12 AE13 AE11 AD14 AE15 AD13 AD16 AC16 AE17 AD15 AE16 AD17 D10 Y1 V1 V4 R1 W2 W3 T3 Y2 W1 V3 U4 P1 W4 V2 U2 T2 R3 P2 N1 M1 M2 N2 N3 P3 R2 T1 U1 U3 AF15 AF13 AE18 AC17 AE14 AE10 AE9 AD8 AF9 AF14 AF10 AD10
AD21
AC19
AF22
AE23
AC22
AE24
AC20
AF24
AE20
AF23
AE22
AD22
AF21
AE21
AC18
AD18
AD20
AD19
AF20
D3
D2
D5
D4
B1
B3
C3
C5
C4
B2
D1
C1
C2
Y25
W24
V23
Y26
V24
W26
V25
V26
N25
U26
R26
P26
T25
P25
T26
U25
M25
M24
L26
L25
L23
K26
K25
K24
H23
G26
H24
H25
J24
J25
J23
J26
W25
U24
R25
L24
H26
N26
M26
K23
AC25
AB23
AA24
AC26
AB24
AD25
AD26
AE25
AC23
AF25
AD24
AE26
AC24
AF26
AD23
AB25
AA25
Y24
W23
AA26
N23
P23
R23
T23
D22
G24 G23
F26
G25
F24
E25
F25
E23
D25
A23 B25 E26
D26
E24
D24 C26
B24
A1 A2
H1 H4 C9 D9
B8 A9 B7
D8 C7
C19
B19 B23 B22 A22 B21
C25
B26
C24
A26 B16
C16 D16
B17
C17 D17
B18
C18
A19
D18
B20 A21 A17 A20
C20
A18 A10 B10 B11 A11
C11 C12
B12 A12 B13 A13
C13 C14
B14 A14 A15
C15
B15
C10
B9
C8
A16
AB26
Y23
AD6 AF3 AC5 AE4 AF4 AD5 AD4 AE2 AD3 AC4 AF2 AE3 AF1 AE1 AD2 AC3 AB4 AD1 AC2 AB3 AC1 AB2 AA3 AB1 AA2 Y4 AA1 Y3
E2
E1
G1
G2
F2
F1
G3
G4
A3 B4 A4 B5 A5 A6
C6
A7
D6
AD12 AC10
A24 A25
H2
D7
B6 A8
E4
F4
E3
F3
F23
K4
N4
BIO_PHY_DATA0
IRRX
BIO_PHY_DATA1
BIO_PHY_DATA2
BIO_PHY_DATA3
BIO_PHY_DATA4
BIO_PHY_DATA5
BIO_PHY_DATA6
BIO_PHY_DATA7
BIO_PHY_CTL0
BIO_PHY_CTL1
BIO_LREQ
BIO_LPS
BIO_LINK_ON
BIO_PHY_CLK
VDD_PAD1
5V_BIAS0
5V_BIAS1
VSS_PC2_CTR1
VSS_PC2_CTR37
VSS_PC2_CTR38
VDD_PAD2
VDD_PAD3
VDD_PAD4
VDD_PAD5
VDD_PAD6
VDD_PAD7
VDD_PAD8
VDD_PAD9
VDD_PAD10
VDD_PAD11
VDD_CORE1
VDD_CORE2
VDD_CORE3
VDD_CORE4
VDD_CORE5
VDD_CORE6
VDD_CORE7
VDD_25V1
VDD_25V2
VDD_25V3
VDD_25V4
VDD_25V5
VDD_25V6
VDD_25V7
VDD_25V8
VSS_PC2_CTR2
VSS_PC2_CTR3
VSS_PC2_CTR4
VSS_PC2_CTR5
VSS_PC2_CTR6
VSS_PC2_CTR7
VSS_PC2_CTR8
VSS_PC2_CTR9
VSS_PC2_CTR10
VSS_PC2_CTR11
VSS_PC2_CTR12
VSS_PC2_CTR13
VSS_PC2_CTR14
VSS_PC2_CTR15
VSS_PC2_CTR16
VSS_PC2_CTR17
VSS_PC2_CTR18
VSS_PC2_CTR19
VSS_PC2_CTR20
VSS_PC2_CTR21
VSS_PC2_CTR22
VSS_PC2_CTR23
VSS_PC2_CTR24
VSS_PC2_CTR25
VSS_PC2_CTR26
VSS_PC2_CTR27
VSS_PC2_CTR28
VSS_PC2_CTR29
VSS_PC2_CTR30
VSS_PC2_CTR31
VSS_PC2_CTR32
VSS_PC2_CTR33
VSS_PC2_CTR34
VSS_PC2_CTR35
VSS_PC2_CTR36
CS5- CS4- CS3- CS2- CS1- CS0-
MA[26] MS[25] MA[24] MA[23] MA[22]
MA[5] MA[4] MA[3] MA[2] MA[1]
D15 D14 D13 D12 D11 D10
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
MCONFIG
ATAPI_RESET_L
ATAPI_DMAACK_L
ATAPI_DMARQ
ATAPI_IORDY
ATAPI_INTRQ
ATAPI_DIOR_L
ATAPI_DIOW_L
AtapiAddr0 AtapiAddr1 AtapiAddr2 AtapiAddr3 AtapiAddr4
ATAPI_DATA15 ATAPI_DATA14 ATAPI_DATA13 ATAPI_DATA12 ATAPI_DATA11 ATAPI_DATA10
ATAPI_DATA9 ATAPI_DATA8 ATAPI_DATA7 ATAPI_DATA6 ATAPI_DATA5 ATAPI_DATA4 ATAPI_DATA3 ATAPI_DATA2 ATAPI_DATA1 ATAPI_DATA0
ALE
OE-
RST-
UWE-
GPIO1 GPIO2 GPIO3 GPIO0 GPIO4
LWE-
GPIO5
DTACK-
IDC_CLK
IDC_DAT
UART2_RX
UART2_TX
*UART2_CTS
*UART2_RTS
UART1_RX
UART1_TX
UART1_CTS
UART1_RTS
SPI_MOSI
SPI_MISO
SPI_CS0
SPI_CS1
SPI_CS2
SPI_CLK
*SPI_CS3
IRTX1
*IRTX2
AVDD0
AVDD1
AVDD2
AVDD3
VDDX
AGND0
AGND1
AGND2
AGND3
GNDX
VDD_REF
R_REF
VSS_REF
SDRAM_DQ2
SDRAM_DQ1
SDRAM_DQ0
SDRAM_DQ3
SDRAM_DQ4
SDRAM_DQ5
SDRAM_DQ6
SDRAM_DQ7
SDRAM_DQ15
SDRAM_DQ9
SDRAM_DQ12
SDRAM_DQ14
SDRAM_DQ10
SDRAM_DQ13
SDRAM_DQ11
SDRAM_DQ8
SDRAM_DQ16
SDRAM_DQ17
SDRAM_DQ18
SDRAM_DQ19
SDRAM_DQ20
SDRAM_DQ21
SDRAM_DQ22
SDRAM_DQ23
SDRAM_DQ24
SDRAM_DQ25
SDRAM_DQ27
SDRAM_DQ26
SDRAM_DQ28
SDRAM_DQ29
SDRAM_DQ30
SDRAM_DQ31
SDRAM_DQS0
SDRAM_DQM0
SDRAM_DQS1
SDRAM_DQS2
SDRAM_DQS3
SDRAM_DQM1
SDRAM_DQM2
SDRAM_DQM3
SDRAM__A0
SDRAM__A1
SDRAM__A2
SDRAM__A3
SDRAM__A4
SDRAM__A5
SDRAM__A6
SDRAM__A7
SDRAM__A8
SDRAM__A9
SDRAM__A10
SDRAM__A11
SDRAM__A12
*SDRAM__A13
SDRAM__A14
SDRAM__A15
SDRAM_CAS_L
SDRAM_RAS_L
SDRAM_CKE
SDRAM_WE_L
SDRAM_CLK0
SDRAM_CLK_L0
SDRAM_CLK1
SDRAM_CLK_L1
SDRAM_VREF
AO_D0 AO_D1 AO_D2 AO_D3 AO_SCLK AO_FSYNC AO2_D0* A2_SCLK* A2_FSYNC* AO_IEC958 AO_MCLKI AI2_D* AI_D0 AI_D1 AI_SCLK AI_FSYNC AI_MCLKI CLKI CLKX CLKO BYPASS_PLL RSTO* EPD_L* TCK TDI TDO TMS TRST_L VI_D0 VI_D1 VI_D2 VI_D3 VI_D4 VI_D5 VI_D6 VI_D7 VI_D8 VI_D9 VIO_D0* VIO_D1* VIO_D2* VIO_D3* VIO_D4* VIO_D5* VIO_D6* VIO_D7* VIO_D8* VIO_D9* VI_E0 VI_VSYNC0 VI_CLK0 VI_E1 VI_VSYNC1* VI_CLK1* VO_D0 VO_D1 VO_D2 VO_D3 VO_D4 VO_D5 VO_D6 VO_D7 VO_D8* VO_D9* VO_D10* VO_D11* VO_D12* VO_D13* VO_D14* VO_D15* VO_E* VO_ACTIVE* VO_HSYNC* VO_VSYNC* VO_CLK
SDRAM__A17
SDRAM__A16
ATAPI2_RESET_L
ATAPI2_DMAACK_L
ATAPI2_DMARQ
ATAPI2_IORDY
ATAPI2_INTRQ
ATAPI2_DIOR_L
ATAPI2_DIOW_L
Atapi2Addr0 Atapi2Addr1 Atapi2Addr2 Atapi2Addr3 Atapi2Addr4
ATAPI2_DATA15 ATAPI2_DATA14 ATAPI2_DATA13 ATAPI2_DATA12 ATAPI2_DATA11 ATAPI2_DATA10
ATAPI2_DATA9 ATAPI2_DATA8 ATAPI2_DATA7 ATAPI2_DATA6 ATAPI2_DATA5 ATAPI2_DATA4 ATAPI2_DATA3 ATAPI2_DATA2 ATAPI2_DATA1 ATAPI2_DATA0
Dplus_0
Dminus_0
Host_PO_0
Host_OC_0
Dplus_1*
Dminus_1*
Host_PO_1*
Host_OC_1*
DAC1 DAC0bar DAC2 DAC1bar DAC3 DAC4 DAC_Vdd0(3.3v) DAC5 DAC_Vdd1(3.3v)
CS0_8BIT
WAIT-
AI_MCLKO AO_MCLKO
USB_48MHZ*
DAC_Dvdd (1.8v) DAC_Dvss DAC6
USB_Avdd0(3.3v)
USB_Avdd1(3.3v)
USB_VSS0
USB_VSS1
VDD_CORE8
VDD_CORE9
VDD_CORE10
RN13 22/RP
1 8 2 7 3 6 4 5
RN14 22/RP
1 8 2 7 3 6 4 5
SKT-U3 SKT-BGA3 88
RN17 22/RP
4 5 3 6 2 7 1 8
RX2
1
RN05 22 RN06 22
TX2
1
CN10 0.1UF
CN60 0.1UF
RN08 22
CN08 0.01UF
RN24 1.2K 1%
CN07 0.1UF
DN02 IN4148
12
DN01 IN4148
12
RN07 22
LN04 FBMJ2125HS420-T LN03 FBMJ2125HS420-T
CN55 0.1UF
+CN56
10UF/6V/A
CN58 0.1UF
LN01 FBMJ2125HS420-T
LN05
FBMJ2125HS420-T
LN02 FBMJ2125HS420-T RX1
1
TX1
1
RN10 22 RN09 22
RN42 10KRN49 10K
RN11 22
RN15 22/RP
1 8 2 7 3 6 4 5
RN23 22
RN26 10K
RN27 10K
RN25 10K
CN04 0.01UF
RN29 10K
RN43 10K RN46 10K
CN23 0.1UF
RN44 10K
+
CN21 10UF/6V/A
RN47 10K
CN33 0.01UF
RN45 10K
CN32 0.01UF
R544 33
CN11 1000PF
RN48 10K
CN26 0.1UF
CN13
1000PF
CN12 1000PF
CN24 0.01UF
CN25 0.01UF
RN39 10K
CN22 0.01UF
CN14 0.1UF
RN38 10K
+
CN34 10UF/6V/A
RN40 10K
CN27 1000PF
CN49 0.1UF
RN37 10K
+
CN35 10UF/6V/A
CN50 0.1UF
CN51 0.1UF
CN54 0.1UF
CN28 0.1UF
CN36 0.1UF
RN36 10K
CN53 0.1UF
CN37 0.1UF
RN41 10K
RN34 10K
CN40 0.1UF
RN35 10K
CN38 0.1UF
CN41 0.1UF
RN32 10K
CN39 0.1UF
RN33 10K
+
CN48 10UF/6V/A
RN30 10K
+
CN47 10UF/6V/A
CN03 0.1UF
CN46 0.1UF
CN45 0.01UF
CN15 0.1UF
CN16 0.1UF
CN31 1000PF
+
CN20 10UF/6V/A
RN12 22
CN18 0.1UF
CN17 0.1UF
CN19 0.1UF
CN30 1000PF CN43 1000PF
CN29 1000PF
CN44 1000PF
CN42 1000PF
00-32HVR-DX700-710.indd1700-32HVR-DX700-710.indd17 2006/10/1211:37:242006/10/1211:37:24

17
SCHEMATIC DIAGRAM
A A
B B
C C
D D
E E
4 4 3 3 2 2 1 1
TERMINATION AT E5.1
DDR TERMINATION VOLTAGE REGULATOR
TERMINATION AT DDR
The VTT side of the terminaton resistors should be placed on a wide VTT island on the surface layer. The island is located at each end of the bus, so i t does not interfere with the signal routing.
VREF should be rou ted over a reference plane and isolated,and possibly shielded with both SSTL2_VDD and SSTL2_GND VREF needs to be decoupled to both SSTL2_VDD and SSTL2_GND with balanced decoupling capacitors.
SDRAM_CS0
E5_SDRAM_DQ0 E5_SDRAM_DQ1 E5_SDRAM_DQ2 E5_SDRAM_DQ3 E5_SDRAM_DQ4 E5_SDRAM_DQ5 E5_SDRAM_DQ6 E5_SDRAM_DQ7 E5_SDRAM_DQ8 E5_SDRAM_DQ9 E5_SDRAM_DQ10 E5_SDRAM_DQ11 E5_SDRAM_DQ12 E5_SDRAM_DQ13 E5_SDRAM_DQ14 E5_SDRAM_DQ15 E5_SDRAM_DQ16 E5_SDRAM_DQ17 E5_SDRAM_DQ18 E5_SDRAM_DQ19 E5_SDRAM_DQ20 E5_SDRAM_DQ21 E5_SDRAM_DQ22 E5_SDRAM_DQ23 E5_SDRAM_DQ27 E5_SDRAM_DQ26 E5_SDRAM_DQ25 E5_SDRAM_DQ24 E5_SDRAM_DQ31 E5_SDRAM_DQ29 E5_SDRAM_DQ30 E5_SDRAM_DQ28
SDRAM_CLK1 SDRAM_CLK#1 SDRAM_CLK#0 SDRAM_CLK0
SDRAM_RAS# SDRAM_WE# SDRAM_CLKE SDRAM_CAS#
SDRAM_A5 SDRAM_A3 SDRAM_A15 SDRAM_A4 SDRAM_A9 SDRAM_A14 SDRAM_A11 SDRAM_A0 SDRAM_A2 SDRAM_A12 SDRAM_A6 SDRAM_A7 SDRAM_A1
SDRAM_DQM3 SDRAM_DQM2
SDRAM_DQS2 SDRAM_DQS3 SDRAM_DQS0 SDRAM_DQS1 SDRAM_A10
SDRAM_DQM0 SDRAM_DQM1
VREF
GND_SSTL2
GND_SSTL2
VREF
GND_SSTL2GND_SSTL2
GND_SSTL2GND_SSTL2
VREF
SDRAM_DQ9 SDRAM_DQ3 SDRAM_DQ5 SDRAM_DQ12
SDRAM_DQ14
SDRAM_DQ21 SDRAM_DQ24
SDRAM_DQ6 SDRAM_DQ29
SDRAM_DQ31
SDRAM_DQ10 SDRAM_DQ13 SDRAM_DQ16
SDRAM_DQ18 SDRAM_DQ14
SDRAM_DQ2
SDRAM_DQ8
SDRAM_DQ4
SDRAM_DQ19 SDRAM_DQ25
SDRAM_DQ27 SDRAM_DQ2 SDRAM_DQ10 SDRAM_DQ11 SDRAM_DQ25
SDRAM_DQ4 SDRAM_DQ3 SDRAM_DQ17 SDRAM_DQ26 SDRAM_DQ27
SDRAM_DQ1 SDRAM_DQ17 SDRAM_DQ23 SDRAM_DQ15
SDRAM_DQ12
SDRAM_DQ20
SDRAM_DQ21 SDRAM_DQ5
SDRAM_DQ1 SDRAM_DQ0
SDRAM_DQ28
SDRAM_DQ22 SDRAM_DQ7 SDRAM_DQ15
SDRAM_DQ8 SDRAM_DQ29 SDRAM_DQ22 SDRAM_DQ7
SDRAM_DQ28
SDRAM_DQ13
SDRAM_DQ9 SDRAM_DQ11
SDRAM_DQ19 SDRAM_DQ26
SDRAM_DQ24
SDRAM_DQ6
SDRAM_DQ20 SDRAM_DQ30
SDRAM_DQ16
SDRAM_DQ18 SDRAM_DQ0
SDRAM_DQ30
SDRAM_DQ23 SDRAM_DQ31
VT T
VT T
SDRAM_A12
SDRAM_DQ[31..0]6
E5_SDRAM_DQ[31..0] 4
SDRAM_DQS1 6 SDRAM_DQS2 6 SDRAM_DQS0 6 SDRAM_DQS3 6 SDRAM_DQM2 6 SDRAM_DQM3 6 SDRAM_DQM1 6 SDRAM_DQM0 6 SDRAM_CLK#1 6 SDRAM_CLK1 6 SDRAM_CLK0 6 SDRAM_CLK#0 6 SDRAM_CS0 6 SDRAM_A0 6 SDRAM_A2 6 SDRAM_A1 6 SDRAM_A3 6
E5_SDRAM_CLK#1 4 E5_SDRAM_CLK1 4 E5_SDRAM_CLK0 4 E5_SDRAM_CLK#0 4 E5_SDRAM_CAS# 4 E5_SDRAM_CS0 4
SDRAM_DQ[31..0]6
E5_SDRAM_DQM0 4 E5_SDRAM_DQM2 4 E5_SDRAM_DQM1 4 E5_SDRAM_DQM3 4
E5_SDRAM_DQS0 4 E5_SDRAM_DQS2 4 E5_SDRAM_DQS1 4 E5_SDRAM_DQS3 4
SDRAM_A4 6
VREF 4,6
VREF 4,6
VREF
4,6
E5_SDRAM_RAS# 4 E5_SDRAM_CLKE 4 E5_SDRAM_WE# 4
E5_SDRAM_A34 E5_SDRAM_A15 4 E5_SDRAM_A1 4 E5_SDRAM_A6 4 E5_SDRAM_A12 4 E5_SDRAM_A14 4 E5_SDRAM_A9 4 E5_SDRAM_A4 4 E5_SDRAM_A2 4 E5_SDRAM_A5 4 E5_SDRAM_A0 4 E5_SDRAM_A11 4 E5_SDRAM_A7 4 E5_SDRAM_A10 4
SDRAM_A7 6 SDRAM_A5 6 SDRAM_A6 6 SDRAM_A8 6 SDRAM_A11 6 SDRAM_A9 6 SDRAM_A10 6 SDRAM_A12 6 SDRAM_A14 6 SDRAM_A15 6 SDRAM_RAS# 6 SDRAM_CLKE 6 SDRAM_CAS# 6 SDRAM_WE# 6
E5_SDRAM_A12 4
VT T
SSTL2_VDD SSTL2_VDD
VT T
SSTL2_VDD
SSTL2_VDD
VT T VT T
SSTL2_VDD
RM45 51/RP
18 27 36 45
CM42 1000PF
RM43 51/RP
18 27 36 45
CM39 1000PF
CM20 0.1UF
CM04 0.1UF
RM02 51/RP
1 8 2 7 3 6 4 5
RM06 51/RP
1 8 2 7 3 6 4 5
RM05 51/RP
18 27 36 45
RM04 51/RP
18 27 36 45
RM03 51/RP
18 27 36 45
+
CM47 220UF/10V
CM03 0.1UF
RM08 51/RP
1 8 2 7 3 6 4 5
RM07 51/RP
18 27 36 45
CM21 0.1UF
RM10 22/RP
18 27 36 45
CM27 0.1UF
RM27 51
RM23 22
CM38 0.01UF CM36 0.01UF
RM38 51 RM39 51
CM22 0.1UF CM17 0.1UF
CM37 0.01UF CM35 0.01UF
CM02 0.1UF
CM14 0.1UF
CM18 0.1UF CM13 0.1UF
CM19 0.1UF
CM01 0.1UF
RM48 51/RP
1 8 2 7 3 6 4 5
RM35 51 RM36 51 RM37 51
+CM49
10UF/6V/A
CM10 0.1UF
CM40 1000PF CM43 1000PF
CM23 0.1UF CM24 0.1UF
RM13 22/RP
1 8 2 7 3 6 4 5
RM11 22/RP
1 8 2 7 3 6 4 5
RM12 22/RP
18 27 36 45
CM44 1000PF
RM26 51
RM49 51/RP
1 8 2 7 3 6 4 5
RM14 51
+CM50
10UF/6V/A
RM15 51 RM17 51
CM09 0.1UF
RM16 51
CM41 1000PF
RM50 51/RP
18 27 36 45
RM5151/RP
18 27 36 45
RM44 51/RP
18 27 36 45
RM01 51/RP
18 27 36 45
RM46 51/RP
18 27 36 45
CM15 0.1UF
RM18 22 RM21 22 RM20 22 RM19 22
RM29 51 RM28 51 RM30 51 RM31 51
CM45 1000PF
CM28 0.1UF
CM25 0.1UF
RM47 51/RP
18 27 36 45
CM46 1000PF
RM25 51
CM30 0.01UF CM29 0.01UF
RM42 51/RP
1 8 2 7 3 6 4 5
RM34 51
RM41 51/RP
1 8 2 7 3 6 4 5
RM40 51/RP
18 27 36 45
RM24 51
CM06 0.1UF
RM33 51
ICM03
LP299 5
1 2 3 4 5
6 7 8
NC GND VSENSE VREF VDDQ
AVIN PVIN
VTT
CM31 0.01UF
CM12 0.1UF
CM11 0.1UF
CM08 0.1UF
CM07 0.1UF
CM34 0.01UF
CM33 0.01UF
CM32 0.01UF
CM16 0.1UF
CM05 0.1UF
RM32 51
RM09 22/RP
1 8 2 7 3 6 4 5
RM22 22/RP
1 8 2 7 3 6 4 5
00-32HVR-DX700-710.indd1800-32HVR-DX700-710.indd18 2006/10/1211:37:252006/10/1211:37:25

18
SCHEMATIC DIAGRAM
A A
B B
C C
D D
E E
4 4 3 3 2 2 1 1
M1 M2
PLACEMENT
SDRAM_CS0
SDRAM_CLK0 SDRAM_CLK1
U22 U25
E5
LAYOUT NOTE:
For DMN8612-HD We used 8 x 16 DDR SDRAM. For DMN8652-HDD We used 16 x 16 DDR SDRAM.
SDRAM_DQ1 SDRAM_DQ3 SDRAM_DQ2 SDRAM_DQ4 SDRAM_DQ5 SDRAM_DQ7 SDRAM_DQ6 SDRAM_DQ0 SDRAM_DQ14 SDRAM_DQ15 SDRAM_DQ13 SDRAM_DQ8 SDRAM_DQ10 SDRAM_DQ12 SDRAM_DQ9 SDRAM_DQ11
SDRAM_A0 SDRAM_A10 SDRAM_A1 SDRAM_A11 SDRAM_A8 SDRAM_A3 SDRAM_A9 SDRAM_A2
SDRAM_A11 SDRAM_A1 SDRAM_A5 SDRAM_A2 SDRAM_A8 SDRAM_A3 SDRAM_A6 SDRAM_A7 SDRAM_A0 SDRAM_A9 SDRAM_A4 SDRAM_A10 SDRAM_A14 SDRAM_A12 SDRAM_A15
SDRAM_DQ28 SDRAM_DQ30 SDRAM_DQ31 SDRAM_DQ22 SDRAM_DQ21 SDRAM_DQ19 SDRAM_DQ26 SDRAM_DQ25 SDRAM_DQ20 SDRAM_DQ23 SDRAM_DQ24 SDRAM_DQ17 SDRAM_DQ18 SDRAM_DQ27 SDRAM_DQ29 SDRAM_DQ16
SDRAM_A6 SDRAM_A5 SDRAM_A4 SDRAM_A12 SDRAM_A14 SDRAM_A15 SDRAM_A7
GND_SSTL2
SDRAM_DQ[31..0]5
SDRAM_DQS25 SDRAM_DQS3
5
SDRAM_DQS15 SDRAM_DQS05
SDRAM_CS05
SDRAM_CLKE5 SDRAM_RAS#5 SDRAM_CAS#5
SDRAM_WE#5
SDRAM_DQM15 SDRAM_DQM05 SDRAM_DQM25 SDRAM_DQM35
VREF4,5
SDRAM_CLK05
SDRAM_CLK#05
SDRAM_CS05
SDRAM_CLK15
SDRAM_CLK#15
SDRAM_A05
SDRAM_A75
SDRAM_A145
SDRAM_A105
SDRAM_A125
SDRAM_A35 SDRAM_A15
SDRAM_A85
SDRAM_A95
SDRAM_A45
SDRAM_A155
SDRAM_A115
SDRAM_A65 SDRAM_A25 SDRAM_A55
SDRAM_A25 SDRAM_A35
SDRAM_A145
SDRAM_A75
SDRAM_A65
SDRAM_A85
SDRAM_A125
SDRAM_A45
SDRAM_A95
SDRAM_A105
SDRAM_A05 SDRAM_A15 SDRAM_A55
SDRAM_A115
SDRAM_A155
SSTL2_VDD
SSTL2_VDD
SSTL2_VDD
GND GND GND
GND GND
GND
SSTL2_VDD GND SSTL2_VDD
CM6 2 0.1UF
CM7 8 1000PF
CM7 9 1000PF
CM6 0 0.1UF
CM6 1 0.1UF
CM5 8 0.1UF
CM5 9 0.1UF
CM8 4 1000PF
+
CM5 1 10UF/6V/A
CM8 0 1000PF
CM7 0 0.1UF
CM7 1 1000PF
CM7 2 1000PF
CM6 6 0.1UF
CM6 7 0.1UF
CM6 8 0.1UF
CM6 9 0.1UF
ICM01
16MX16 DDR
29 30 31 32 35 36 37 38 39 40 28 41 26 27 24 44 23 22 21 20 47
65 63 62 60 59 57 56 13 11 54 10 8 7 5 4 2
16 51 45 46
1
18 33
3 9
15 55 61 49
34 48 66 6 12 52 58 64 14 17 19 25
42
43 50 53
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 BA0 BA1 CS# CKE RAS# CAS# WE# LDM UDM
D15 D14 D13 D12 D11 D10
D9 D7 D6 D8 D5 D4 D3 D2 D1 D0
LDQS UDQS CLK CLK# VCC VCC VCC VCCQ VCCQ VCCQ VCCQ VCCQ VREF
GND GND GND
GNDQ GNDQ GNDQ GNDQ GNDQ
NC NC NC NC
A12
NC NC NC
CM6 3 0.1UF
CM6 4 0.1UF
CM6 5 0.1UF
CM7 6 1000PF
CM7 5 1000PF
CM7 4 1000PF
CM7 3 1000PF
CM5 5 0.1UF
CM5 6 0.1UF
CM5 7 0.1UF
+CM5 3
10UF/6V/A
CM8 3 1000PF
CM8 2 1000PF
CM8 1 1000PF
+CM5 4
10UF/6V/A
CM7 7 1000PF
ICM02
16MX16 DDR
29 30 31 32 35 36 37 38 39 40 28 41 26 27 24 44 23 22 21 20 47
65 63 62 60 59 57 56 13 11 54 10 8 7 5 4 2
16 51 45 46
1
18 33
3 9
15 55 61 49
34 48 66 6 12 52 58 64 14 17 19 25
42
43 50 53
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 BA0 BA1 CS# CKE RAS# CAS# WE# LDM UDM
D15 D14 D13 D12 D11 D10
D9 D7 D6 D8 D5 D4 D3 D2 D1 D0
LDQS UDQS CLK CLK# VCC VCC VCC VCCQ VCCQ VCCQ VCCQ VCCQ VREF
GND GND GND
GNDQ GNDQ GNDQ GNDQ GNDQ
NC NC NC NC
A12
NC NC NC
+
CM5 2 10UF/6V/A
00-32HVR-DX700-710.indd1900-32HVR-DX700-710.indd19 2006/10/1211:37:252006/10/1211:37:25

19
SCHEMATIC DIAGRAM
A A
B B
C C
D D
E E
4 4 3 3 2 2 1 1
FLASH MEMORY(2 or 4 or 8 MB)
11
Samsung - K4H281638D-TC B3
1
HOST Read
10
Micron - MT46V8M16-5 5 Debuge Mode (Jumper 2- 3 )
0 Normal Mode (Jumper 1- 2 ) 00
HD[7]
Nanya
01
HD[1:0]
01 00
HD[3:2]
128Mb DDR SDRAM 256Mb DDR SDRAM
ESMT - M13S128 168A-6T 64Mb DDR SDRAM10 Reserve11
ATAPI1 (LOADER)
ATAPI2 (HD)
KEYWAY (NO PIN)
KEYWAY (NO PIN)
EEPROM
DMN8612-HD 2M Flash DMN8652-HDD 4M Flash
2M Bit SPI Flash
OR SPANSION S25FL00 2D0FMAC00 ST M 25 P20-VMN
Intel
RM54,RM57,RM58,RM59,RM601MB
RM53,RM59 RM53,RM58,RM59 RM53,RM57,RM58,RM59 RM53
Not Stuff
RM54,RM60
StuffSize
4MB 8MB 2MB RM54,RM57,RM58,RM60
RM54,RM57,RM60 RM53,RM57,RM59
RM53,RM57,RM58,RM59 Not Stuff RM53,RM60 RM53,RM57,RM58,RM59,RM60
AMD 16M/32M/6 4M
DELETE
RM54
2MB 8MB 4MB Size Stuff
RM54,RM57,RM58,RM59 RM54,RM58,RM60 RM54,RM60
1MB
AMD/ST/SST/FUJITSU/MXIC/AMIC
BA4
RY/BY/A19
ACC/VPP NC/A20/A20
A19/A19/A21
A19/A19/A21 WP#/ACC RY/BY/A19
NC/A20/A20
BA2 2
WP#/ACC
/SYS_RST
BA17
BA8 BA2 BA18
BA2 0
BA21 BA7
BA13
BA10
BA12 BA7
BA14 BA6
BA4 BA16
BA1 BA19 BA17
BA15
BA1
BA8
BA6 BA14 BA19 BA17
BA15 BA20
BA10 BA9
BA12 BA3 BA11
BA1
BA3
BA13 BA18
BA2 1
BA9 BA16 BA22
BA11 BA5
BA2 BA5
HD7
HD0 HD3
HD2 HD1 HD4
HD6
HD6
HD4 HD7
HD12
HD14
HD3 HD7
HD3
HD2 HD4 HD8
HD8
HD1 HD5
HD10 HD0
HD11 HD9 HD5
HD12
HD15 HD10 HD1
HD13 HD9 HD5
HD13 HD0 HD14
HD11
HD6 HD2
HD15
BA[22..1]
ATA1_D8 ATA1_D9 ATA1_D1 0
ATA1_D1 1
ATA1_D1 5 ATA1_D1 4 ATA1_D1 3 ATA1_D1 2
ATAPI1_DATA 10 ATAPI1_DATA 5 ATAPI1_DATA 11 ATAPI1_DATA 4 ATAPI1_DATA 6 ATAPI1_DATA 9 ATAPI1_DATA 7 ATAPI1_DATA 8
ATA1_D0 ATA1_D3 ATA1_D2 ATA1_D1 ATA1_D7 ATA1_D5 ATA1_D4 ATA1_D6
ATAPI1_DATA 3 ATAPI1_DATA 13 ATAPI1_DATA 12 ATAPI1_DATA 2 ATAPI1_DATA 0 ATAPI1_DATA 1 ATAPI1_DATA 15 ATAPI1_DATA 14
AT A1_A2 ATA1_C S1F X ATA1_DMACK ATA1_DIOR ATA1_DIOW ATA1_C S3F X
ATAPI1_ADD3 ATAPI1_ADD2 ATAPI1_ADD4 ATAPI1_ADD0 ATA1_A0
AT A1_A1
ATAPI1_ADD1
ATA2_ CS3F X
ATAPI2_DATA 1
ATA2_D6
ATAPI2_DATA 7 ATAPI2_DATA 2 ATA2_D2
ATA2_D9
ATAPI2_ADD4
ATA2_DIOW
ATAPI2_DATA 14
AT A2_A2
ATAPI2_DATA 12 ATAPI2_ADD0 AT A2_A0
ATAPI2_DATA 4
ATAPI2_DATA 0
ATA2_C S1F X
ATAPI2_DATA 13 ATA2_D1 3
ATA2_D 4
ATA2_D1 5 ATA2_D3
ATAPI2_DATA 5
ATA2_DMACK
ATAPI2_DATA 15
AT A2_A1
ATA2_D1 0
ATA2_D1 4
ATA2_DIOR
ATAPI2_ADD2 ATAPI2_DATA 9
ATA2_D7
ATAPI2_DATA1 1
ATAPI2_ADD1 ATAPI2_ADD3
ATA2_D1 2 ATA2_D8ATAPI2_DATA 8
ATAPI2_DATA1 0
ATA2_D 5 ATA2_D1 1
ATA2_D1
ATAPI2_DATA 3
ATA2_D0
ATAPI2_DATA 6
ATA2_INTRQ
/RST_ATA2
ATA2_DMARQ ATA2_IORDY
/RST_ATA1 ATA1_DMARQ
ATA1_A2 ATA1_D8
ATA1_D3 ATA1_D7 ATA1_DIOW
ATA1_D1 5 ATA1_D1 4
/RST_ATA1
ATA1_DMARQ ATA1_IORDY
ATA1_CAB_S EL
ATA1_DIOR
ATA1_ CS3F X
ATA1_INTRQ
ATA1_D1 2
ATA1_D5
ATA1_D9
ATA1_IORDY ATA1_D2 ATA1_D1 3 ATA1_D6
ATA1_D1 0
ATA1_INTRQ ATA1_D0 ATA1_A1 ATA1_D1
ATA1_D1 1
ATA1_A0 ATA1_DMACK ATA1_D4 ATA1_C S1F X
ATA2_D2 /RST_ATA2 ATA2_DIOR ATA2_DMACK AT A2_A0 ATA2_D5 ATA2_D4 ATA2_D3 ATA2_D7 ATA2_D0 ATA2_INTRQ ATA2_D1 ATA2_D6 AT A2_A1 ATA2_C S1F X ATA2_IORDY ATA2_DMARQ ATA2_DIOW
ATA2_D11 ATA2_D10 ATA2_D9
ATA2_CAB_S EL
ATA2_D13 ATA2_D12 AT A2_A2 ATA2_D15 ATA2_D8
ATA2_C S3F X
ATA2_D14
/SYS_RST4,7
E5_AL E 4,7
E5 _M A3 4,7 E5_ MA22 4
/E5_WEL4,7
E5 _M A4 4,7
/E5_CS0 4
E5 _M A1 4,7
HD[15..0] 4,7
E5 _M A2 4,7
/E5_OE 4,7
E5 _M A5 4,7
HD[15..0]4,7
HD[15..0]4,7
SCL
4,7,12
SDA
4,7,12
ATAPI1_INTRQ4 ATAPI1_IORDY4 ATAPI1_DMARQ4
/RST_ATAPI14
ATAPI1_DMAACK_L 4 ATAPI1_DIOR_L 4 ATAPI1_DIOW_L 4
ATAPI1_ADD[4..0]4
ATAPI1_DATA[15..0] 4
ATAPI2_DMARQ4 ATAPI2_INTRQ4 ATAPI2_IORDY4
ATAPI2_DIOW_L 4 ATAPI2_DMAACK_L 4
/RST_ATAPI24
ATAPI2_DIOR_L 4
ATAPI2_ADD[4..0]4
ATAPI2_DATA[15..0] 4
E5_SPI_CS34
E5_SPI_MOSI
4
E5_SPI_MISO4
E5_SPI_CLK
4
E5_VPAD
E5_VPAD
E5_VPAD
E5_VPAD
V33
E5_VPAD
E5_V5BIAS E5_V5BIAS E5_V5BIAS VCC
GND GND GND GND GND GND
GND
GND
GND
GND GND GND
GND
GND
GND
GND GND
GND
GNDGND
GND
GND
E5_VPAD
GND
GND
V33
LC01 BK1608HM1 21-T LC05 BK1608HM1 21-T LC03 BK1608HM1 21-T LC09 BK1608HM1 21-T LC07 BK1608HM1 21-T LC13 BK1608HM1 21-T LC11 BK1608HM1 21-T LC17 BK1608HM1 21-T LC15 BK1608HM1 21-T LC18 BK1608HM1 21-T
CM87
0.1UF
LC19 BK1608HM1 21-T LC21 BK1608HM1 21-T LC20 BK1608HM1 21-T LC23 BK1608HM1 21-T LC22 BK1608HM1 21-T LC25 BK1608HM1 21-T LC24 BK1608HM1 21-T
CC01 22PF
RC03 10K
RC53 0
LC27 BK1608HM1 21-T
RC04 680
RC01 4.7K
PC05 HEADER 20X2
12 34 56 78 910 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
CM85 1000PF
RM57 DNS-0
ICM06
74LVC16373
47 46 44 43 41 40 38 37
1
48 36 35 33 32 30 29 27 26 24 25
2 3 5 6 8 9 11 12 13 14 16 17 19 20 22 23 4 10 15 21 28 34 39 45
7
18 31 42
1A1 1A2 1A3 1A4 1A5 1A6 1A7 1A8 1OE
1LE 2A1 2A2 2A3 2A4 2A5 2A6 2A7 2A8 2OE 2LE
1B1 1B2 1B3 1B4 1B5 1B6 1B7 1B8 2B1 2B2 2B3 2B4 2B5 2B6 2B7 2B8
GND GND GND GND GND GND GND GND
VCC VCC VCC VCC
RM54
0
CM89 0.1UF
RM59 DNS-0 RM60 0
RM53 DNS-0
SKT-U1 SKT -TSOP48
CM90 0.1UF
RM58 0
CM91 0.1UF
RC5 1 DNS -2.2 K
RC4 9 DNS -2.2 K
RM56 4.7K
ICM07 MX29LV320
1 2 3 4 5 6 7 8 9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
A15 A14 A13 A12 A11 A10 A9 A8 A19/A19/A21 NC/A20/A20 WE
RST ACC WP/ACC RY/BY/A19 A18 A17 A7 A6 A5 A4 A3 A2 A1
A16
BYTE/VIO
VSS
D15
D7
D14
D6
D13
D5
D12
D4
VCC
D11
D3
D10
D2 D9 D1 D8 D0
OE
VSS
CE
A0
RC4 0 DNS -2.2 K
RC4 6 DNS -2.2 K RC38 DNS -2 .2K
RC5 2 2 .2K
RC5 0 DNS -2.2 K
RC4 8 DNS -2.2 K
RC3 9 DNS -2.2 K
RC4 2 DNS -2.2 K
RC4 1 DNS -2.2 K
RC4 5 DNS -2.2 K RC37 DNS -2 .2K
RC4 7 DNS -2.2 K
RC4 3 DNS -2.2 K
JP1 DNS HEADER 3X1
1 2 3
RC4 4 DNS -2.2 K
RM55 DNS-4.7K
+CM92
10UF/6V/A
LC02 BK1608HM1 21-TRC13 33/RP
1 8 2 7 3 6 4 5
RC14 33/RP
1 8 2 7 3 6 4 5
LC10 BK1608HM1 21-T
RC06 82
LC08 BK1608HM1 21-T LC06 BK1608HM1 21-T
RC08 82
LC04 BK1608HM1 21-T
RC10 33
RC05 0
RC02 10K
LC16 BK1608HM1 21-T LC14 BK1608HM1 21-T
RC07 82
LC12 BK1608HM1 21-T
RC17 33/RP
1 8 2 7 3 6 4 5
RC11 33 RC12 33 RC09 33
RC15 33/RP
1 8 2 7 3 6 4 5
RC16 33/RP
1 8 2 7 3 6 4 5
LC48 BK1608HM 121- T LC47 BK1608HM 121- T LC46 BK1608HM 121- T LC45 BK1608HM 121- T LC43 BK1608HM 121- T LC41 BK1608HM 121- T LC39 BK1608HM 121- T LC37 BK1608HM 121- T LC35 BK1608HM 121- T LC33 BK1608HM 121- T LC31 BK1608HM 121- T LC29 BK1608HM 121- T
LC54 BK1608HM1 21-T LC56 BK1608HM1 21- T LC44 BK1608HM1 21-T LC42 BK1608HM1 21-T LC40 BK1608HM1 21-T LC38 BK1608HM1 21-T LC36 BK1608HM1 21-T LC34 BK1608HM1 21-T LC32 BK1608HM1 21-T LC30 BK1608HM1 21-T
LC55 BK1608HM 121- T LC53 BK1608HM 121- T LC52 BK1608HM 121- T LC51 BK1608HM 121- T LC50 BK1608HM 121- T LC49 BK1608HM 121- T
RM62 22 RM61 22
LC26 BK1608HM1 21-T LC28 BK1608HM1 21-T
CM93 0.1UF
LM01 BK1608HM 121- T
RM52 10K
LM02 BK1608HM 121- T
ICM05 AT24C1 6
1 2 3 4 5
6 7 8
A0 A1 A2 GND SDA
SCL
WP
VCC
CM88
0.1UF
ICM04 DNS- SST25VF020-20-4C-SA
1 2 3 4 5
6 7 8
CS
SO WP GND SI
SCL
HOLD
VCC
RC19 33/RP
1 8 2 7 3 6 4 5
RC34 680
RC23 33
LM03 BK1608HM 121- T
RC21 33/RP
1 8 2 7 3 6 4 5
RC20 33/RP
1 8 2 7 3 6 4 5
RC24 33
RC31 10K
RC35 0
RC25 33 RC30 0
RC32 10K
RC29 82 RC28 82
CC02 22PF PC06
HEADER 20X2
12 34 56 78 910 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
RC22 33/RP
1 8 2 7 3 6 4 5
RC27 82
RC33 4.7K
RC26 33
RC18 33/RP
1 8 2 7 3 6 4 5
CM86 0.1UF
00-32HVR-DX700-710.indd2000-32HVR-DX700-710.indd20 2006/10/1211:37:262006/10/1211:37:26