Tektronix 7D01 User manual

fF
oe
eed
__I
4
__J
SSS
aa
Tektronix, Inc.
P.O. Box 500
Beaverton, Oregon 97077
070-2205-02
Tektronix.
COMMITTED TO EXCELLENCE
INSTRUCTION MANUAL |
Serial Number
Bivas Duindin.. AAS 3A

WARRANTY
Tektronix warrants that this product is free from defects in materials
and workmanship. The warranty period is one (1) year from the date
of shipment. Tektronix will, at its option, repair or replace the
product if Tektronix determines it is defective within the warranty
period and if it is returned, freight prepaid, to a service center
designated by Tektronix.
Tektronix is not obligated to furnish service under this warranty
a. to repair damage resulting from attempts by personnel other
than Tektronix representatives to install, repair, or service the
product;
b. to repair damage resulting from improper use or from
connecting the product to incompatible equipment;
c. if personnel other than Tektronix representatives modify the
hardware or software.
There is no implied warranty of fitness for a particular purpose.
Tektronix is not liable for consequential damages.
Copyright © 1976, 1977, 1980 Tektronix, Inc. All rights
reserved. Contents of this publication may not be
reproduced in any form without the written permission of
Tektronix, Inc.
Products of Tektronix, Inc. and its subsidiaries are covered
by U.S. and foreign patents and/or pending patents.
TEKTRONIX, TEK, SCOPE-MOBILE, and Gay are regis-
tered trademarks of Tektronix, Inc.
Printed in U.S.A. Specification and price change privileges
are reserved.

TABLE OF CONTENTS
7D01 Operators (SN BO20000 & up)
PAGE
LIST OF ILLUSTRATIONS ...........0 0.00000. ii
LIST,OF TABLES: & scae ec seem v5 ete fe ii
SAFETY SUMMARY, wan: es came eos waders a iii
SECTION 1 GENERAL INFORMATION
INTRODUCTION a6 csc i a wie ee ees 1-1
GLOSSARY... seeks cs dsm ees me ee 1-1
INSTALLATION wn 6+ see ce es ee w es 1-1
PACKAGING FOR SHIPMENT............ 1-2
SPECIFICATION 4 sauce is wae cs stn 1-3
STANDARD ACCESSORIES .............04. 1-9
SECTION 2 OPERATING INSTRUCTIONS
FRONT PANEL CONTROLS,
CONNECTORS AND INDICATORS........ 2-1
DETAILED OPERATING INFORMATION..... 2-1
AUXILIARY FUNCTIONS.............. 2-1
INTERNAL STRAP SELECTIONS ........ 2-4
SIGNAL CONNECTIONS............... 2-6
DISPLAYING DATA...............000. 2-7
TRIGGERING® 2752s sks Peat d Shaw eee 2-7
CLOCK QUALIFIER OPERATION ........ 2-8
ASYNCHRONOUS AND SYNCHRONOUS
DATA SAMPLING ..............00004 2-9
OPERATIONAL ANALYSIS............. 2-10
APPLICATIONS .... 0... 0.0.0 e eee eee 2-13
INTRODUCTION sae ccs naine wees eee ee 2-13
FAULT IDENTIFICATION ............. 2-13
DELAY BY WORDS..............0205- 2-13
DELAY BY EVENTS «2 s+ entaecis wns 2-14
STATE TABLE AND MAPPING DISPLAYS . 2-14
MICROPROCESSOR ANALYSIS.......... 2-16
STORAGE BUFFER ANALYSIS.......... 2-17
FUNCTIONAL CHECK .............0.. 2-17
SECTION 3 INSTRUMENT OPTIONS
REV B, APR 1979

7D01 Operators (SN BO20000 & up)
LIST OF ILLUSTRATIONS
FIGURE FIGURE
NO. PAGE NO. PAGE
Frontis- 2-7 Typical channel 0 to 15 pretrigger
piece 7DO1 Logic Analyzer... ... . ee ee iv Gata display cv. ces bss ww 8 a Pee 2-8
1-1 7D01 Dimensional Drawing. ..........205. 1-8 2-8 Equipment setup and displays for
2-1 Front-panel controls, connectors, and finding a data fault and examining it
WICSTON® ck wee ec cb a dw eae www es 2-2 onan analog display a6 6 is ww ose ee 2-14
2-2 Internal Display Clock Source and 2-9 Equipment setup and data display
Full Display/First Trigger Selectors... ........ 2-4 window that has been positioned after
2-3 Internal Signal Selector... .......-. 20. e eee 2-5 a preselected word has occurred 25 times ...... 2-15
24 Pin assignments for Data Out 2-10 Equipment setup and display window
connector J120 wx ess eee Hea we ¥ eo 2-6 that has been positioned after 10,500
2-5 Suggested methods for terminating clock pulses have occurred... ........0004 2-15
data outputs from Data Out connector 2-11 Typical setup for troubleshooting a
SAO ees ini Mete eel tcd cl neiiatee ited occa irer eMart cmt teal 2-7 microprocessor system... .......-.0804 0s 2-16
2-6 Suggested method for assembling a 2-12 Typical setup and display for trouble-
remote Manual Reset button ...........0005 2-7 shooting a storage buffer... ........-..2084 2-17
LIST OF TABLES
TABL TABLE
NO. PAGE NO. PAGE
1-1 Electrical Characteristics. «6.0.36... 00 086204 % 1-3 2-2 Minimum Clock Pulses Required to Display
1-2 Environmental Characteristics... .........0404 1-8 Data (After the MANUAL RESET Button is
1-3 Physical Characteristics. . 2... 0... eee eee 1-8 Pressed) 2... . ee ee ee 2-9
2-1 Format Output Levels... ... 2.0... pee eee ee 2-1 2-3 Operational Analysis... . 20... 0.0.00 00 eae 2-10
3-1 Option Information Locator.............204. 3-1
ii REV B, APR 1979

7D01 Operators (SN BO20000 & up)
SAFETY SUMMARY
The following safety information is provided to ensure safe operation of this instrument. WARNING information is intended
to protect the operator; CAUTION information is intended to protect the instrument. The following are general safety pre-
cautions that must be observed during all phases of operation and maintenance.
To reduce electrical-shock hazard, the mainframe (oscilloscope) chassis must be properly grounded. Refer to the mainframe
manual for grounding information.
Ground the Instrument
Do Not Operate in Explosive Atmosphere
Do not operate this instrument in an area where flammable gases or fumes are present. Such operation could cause an
explosion.
Avoid Live Circuits
Electrical-shock hazards are present in this instrument. The protective instrument covers must not be removed by operating
personnel. Component replacement and internal adjustments must be referred to qualified service personnel.
Do Not Service or Adjust Alone
Do not service or make internal adjustments to this instrument unless another person, capable of giving first aid and resusci-
tation, is present.

7D01 (SN BO20000 & up)
7D01 FEATURES
The 7D01 Logic Analyzer will store and display up to 16 channels of digital data when installed in a 7000-series mainframe.
The cursor function provides an intensified zone on the data display, and a corresponding numerical readout display shows
the logic state (1 or 0) for each displayed channel of data. The position of the cursor, relative to the trigger, is also displayed
on the crt readout. Cursor readout is displayed in either 3-bit or 4-bit bytes.
Digital data can be stored in 3 formats: 4 channels at 1016 bits/channel, 8 channels at 508 bits/channel, or 16 channels at
254 bits/channel. The sample rate is selectable from 10 nanoseconds to 5 milliseconds/sample (in a 5-2-1 sequence) when
using the internal time base, or can be used with an external clock signal (up to 50 megahertz).
The 7D01 can be triggered from 4 sources: channel O data, an external signal, a built-in 16-channel word recognizer, or man-
ually. The triggered data can be produced following the trigger (POST TRIG), centered around the trigger (CENTER), or pre-
ceeding the trigger (PRE TRIG). The input threshold can be varied from minus 12 volts to plus 12 volts, or set to plus 1.4
volts for TTL logic levels.
The Word Recognizer produces an output when the logic states of the 16 input data channels match the states of the corres-
ponding Word Recognizer switches. Two qualifier inputs are also provided to enable the Word Recognizer output. The Word
Recognizer operates in either the synchronous or asynchronous mode. A variable filter (to at least 300 nanoseconds) allows
rejection of brief false-trigger signals.
iv REV A, APR 1979
3
2
tied
tase
ww!
Eo
ed
heed
SL
EL
—

Section 1—7D01 (SN B020000 & up)
GENERAL INFORMATION
INTRODUCTION
7D01 Operator’s Manual
The Operator’s manual contains the information necessary
to operate the 7D01 Logic Analyzer. The manual is divided
into three sections, each covering a specific topic of the
instrument. Section 1 provides a basic description of the
7D01, a glossary of logic terms, installation instructions,
and specifications. Section 2 contains operating information
for the instrument. Information concerning available op-
tions for the 7D01 is on a tabbed page in Section 3.
7D01 Instruction Manual
The Instruction manual provides operating and servicing
information for the 7D01 Logic Analyzer. The manual is
divided into ten sections. Operating information is covered
in the first two sections; servicing information is contained
in the remaining eight sections of the manual. Schematics
are located at the rear of the manual and can be unfolded
and used for reference while reading other parts of the
manual. The reference designators and symbols used on the
schematics are defined on the first page of the Diagrams
section. Abbreviations used in the manuals, except in the
parts list and schematics, comply with the American
National Standards Institute Y1.1-1972 publication. The
parts lists are computer printouts and use computer-
supplied abbreviations.
GLOSSARY
The terms listed in this glossary are used throughout this
manual.
Asynchronous—Multiple digital information transferred at
non-common clock rates.
Bit—The smallest increment of digital information.
CPU—Central Processing Unit.
ECL—Emitter-Coupled Logic.
Jitter—A form of distortion in asynchronous systems that
is due to timing variations of the received data.
Multiplexing—The combining of multiple inputs into a
single output.
REV B, APR 1979
Parallel-to-Serial Conversion—The technique of storing a
digital pattern from a parallel bus, then transferring that
pattern out to a serial bus.
Parity Bits—Bits added to the data stream which enable the
receiver to verify whether the data is correctly or incor-
rectly
received.
PROM-—Programmable Read Only Memory.
RAM-—Random Access Memory.
Serial Data—Data transferred on a single line. Serial data
logic is derived in a sequential mode.
Store Clock—The clock used to store information into the
7D01 memory.
Synchronous—Digital information transferred with the
same clock reference.
Threshold Voltage—The comparator input voltage on the
inverting input, which is used as a reference. Thus, if the
signal on the non-inverting input is above the threshold
voltage, the output is HI; if the signal is below the threshold
voltage, the output is LO.
TTL—Transistor-Transistor Logic.
“Wired-OR”’—ECL gate outputs that are connected together
to yield the equivalent output of an OR gate.
INSTALLATION
The 7D01 is calibrated and ready to use when received. It is
designed to occupy a vertical and horizontal plug-in compart-
ment in all 7000-series mainframes with readout except the
Digital Processing Oscilloscope (DPO), which will not digi-
tize the 7D01 outputs. There are some operating modes,
however, that will not provide proper operation. These
modes are discussed under Displaying Data in section 2.
Install the 7D01 in the two compartments on the right
side of a three-compartment mainframe, or in the right
vertical and A horizontal compartments in the center of
a four-compartment mainframe.
NOTE
Some rackmounted mainframes have vertically
mounted rods in front of the plug-in compart-
ments that interfere with the installation of the
7D01. Detach these rods by removing the mount-
ing screws at each end before installing the 7D07.

General Information—7D01 (SN B020000 & up)
To install the 7D01 in the mainframe, align the 7D01 tracks
with the rails of a vertical and horizontal plug-in compart-
ment. Gently slide the 7D01 into the mainframe and push
firmly to lock the 7D01 front panel flush with the
mainframe.
To remove the 7D01, grasp the release latch in the lower
left corner and pull the 7D01 out of the mainframe.
PACKAGING FOR SHIPMENT
If this instrument is to be shipped for long distances by
commercial transportation, it is recommended that the
instrument be packaged in the original manner for maxi-
mum protection. The carton and packing material in which
your instrument was shipped should be saved and used for
this purpose.
If the original packaging is unfit for use or not available,
package the instrument as follows:
1. Obtain a carton of corrugated cardboard with at least a
200 pound test strength and inside dimensions of no less
than six inches more than the instrument dimensions; this
will allow for cushioning.
1-2
2. Surround the instrument with polyethylene sheeting to
protect the finish of the instrument.
3. Cushion the instrument on all sides by tightly packing
dunnage or urethane foam between the carton and the
instrument, allowing three inches on all sides.
4. Seal the carton with shipping tape or an industrial
stapler.
Also, if this instrument is to be shipped to a Tektronix
Service Center for service or repair, attach a tag to the
instrument showing the following: Owner of the instru-
ment (with address), the name of an individual at your firm
that can be contacted, complete instrument type and serial
number, and a description of the service required. Mark the
address of the Tektronix Service Center, and your return
address, on the carton in one or more prominent locations.
REV. A, MAR 1977

General Information—7D01 (SN BO20000 & up)
SPECIFICATION
The electrical specifications listed in Table 1-1 apply when the following conditions are met: (1) The instrument must have
been adjusted at an ambient temperature between +20° and +30° C (+68° and +86° F), (2) the instrument must be operating
in an ambient temperature between 0° and +40° C (+32° and +104° F), and (3) the instrument must have been operating for
at least 20 minutes.
TABLE 1-1
Electrical Characteristics
Characteristic
CLOCK AND DATA INPUTS
Performance Requirement
Probe Inputs (Clock, Qualifier, and Data)
Input R and C
1 MQ within 5%, paralleled by approx. 5 pF.
Threshold Voltage
VAR (at Monitor Jack)
—12 V or less, to at least +12 V.
TTL
+1.4 V within 0.2 V.
Minimum Logic Swing
on threshold voltage.
500 mV plus 2% of threshold voltage p-p or less, centered
Maximum Logic Swing
—60 V or less, to at least threshold voltage plus 10 V.
Maximum Non-Destructive Input Voltage
—60 V or less, to at least +60 V.
External Clock
Minimum Clock Period
CH 0-3 20 ns or less.
CH 0-7 20 ns or less.
CH 0-15 40 ns or less.
Minimum Clock Pulse Width
HI Level LO Level
CH 0-3 10 ns or less 10 ns or less
CH 0-7 10 ns or less 10 ns or less
CH 0-15 20 ns or less 20 ns or less
Minimum Data Setup Time
CH 0-3 20 ns or less.
CH 0-7 20 ns or less.
CH 0-15 23 ns or less.
Minimum Data Hold Time Ons or less.
REV. A, MAR 1977
1-3

General Information—7D01 (SN BO20000 & up)
TABLE 1-1 (CONT.)
Electrical Characteristics
Characteristic Performance Requirement
CLOCK AND DATA INPUTS (CONT.)
Internal Clock
Minimum Sample Interval
CH 0-3 10 ns or less.
CH 0-7 20 ns or less.
CH 0-15 50 ns or less.
Minimum Data Pulse Width (to Ensure Recording)
1 sample interval plus 5 ns.
INTERNAL CLOCK
Crystal Oscillator Frequency
100 MHz within 0.005 MHz.
Sample Intervals
10 ns to 5 ms/sample in 1-2-5 sequence.
TRIGGER
Trigger Sources
CH O
Triggers on rising edge of CH O data.
External Trig/Qualifier Input
Threshold
+1.4 V within 0.2 V (TTL Level).
Minimum Pulse Width
15 ns or less.
Max Safe Input Voltage
—5 V or less, to at least +10 V.
Word Recognizer 16
Data inputs, Probe Qualifier, and External Qualifier.
Output is true when input conditions match switch settings
(HI, X, LO).
Minimum Input Pulse Width (Asynchronous Mode)
Any Single Channel
10 ns or less.
Channels 0-3
15 ns or less.
Any Other Combination
20 ns or less.
Filter
Continuously variable to at least 300 ns.
Synchronous Mode
Coincidence of matching combination and an external clock
edge must occur for recognition.
Minimum Setup Time
12.5 ns or less.
Minimum Hold Time
8.5 ns or less.
1-4
REV. A, MAR 1977