Table of Contents
1 Trademarks..............................................................................................................................................................................3
2 Required Equipment...............................................................................................................................................................4
3 Setup Procedure..................................................................................................................................................................... 5
4 Device Configuration............................................................................................................................................................16
5 Troubleshooting the DAC39RF10EVM................................................................................................................................ 18
6 References............................................................................................................................................................................ 19
7 Appendix................................................................................................................................................................................20
List of Figures
Figure 1-1. EVM Orientation........................................................................................................................................................ 1
Figure 3-1. DAC39RF10EVM Test Setup.................................................................................................................................... 5
Figure 3-2. FTDI website to download and install the driver........................................................................................................6
Figure 3-3. Configuration of DAC39RF10EVM GUI.................................................................................................................... 9
Figure 3-4. NCO TAB CONTROLS............................................................................................................................................10
Figure 3-5. NCO only JMODE settings for GUI..........................................................................................................................11
Figure 3-6. NCO only mode GUI settings.................................................................................................................................. 12
Figure 3-7. Launching HSDCpro and Setup.............................................................................................................................. 13
Figure 3-8. HSDCpro Setup.......................................................................................................................................................14
Figure 3-9. HSDCpro Generating the Tone and Sending it to the DAC.....................................................................................15
Figure 3-10. DAC Output Displayed on Spectrum Analyzer......................................................................................................15
Figure 4-1. Register Map Tab.................................................................................................................................................... 17
Figure 7-1. LMX->DACCLK | LMX/LMK->FPGA Clocking System Block Diagram................................................................... 20
Figure 7-2. EXT->DACCLK | LMX/LMK-> FPGA Clocking System Block Diagram...................................................................21
Figure 7-3. External Reference Clocking System Block Diagram............................................................................................. 22
Figure 7-4. Analog Outut Path................................................................................................................................................... 24
Figure 7-5. 3 dB attenuation pad............................................................................................................................................... 25
List of Tables
Table 3-1. Powering the DAC39RF10EVM..................................................................................................................................7
Table 3-2. Supported Interpolation Factors vs Number of DUCs Enabled................................................................................ 10
Table 4-1. Supported and Non-Supported Features of the JESD204C Device......................................................................... 16
Table 4-2. Register Map and Console Controls......................................................................................................................... 16
Table 5-1. Troubleshooting........................................................................................................................................................ 18
Table 7-1. DAC39RF10EVM Signal Routing............................................................................................................................. 23
Table 7-2. Analog Output Path...................................................................................................................................................23
Table 7-3. Jumper Settings........................................................................................................................................................ 26
Table 7-4. LEDs......................................................................................................................................................................... 26
1 Trademarks
Microsoft® and Windows® are registered trademarks of Microsoft Corporation.
Rohde & Schwarz® is a registered trademark of Rohde & Schwarz GmbH & Co.
All trademarks are the property of their respective owners.
www.ti.com Table of Contents
SBAU395 – APRIL 2023
Submit Document Feedback
DAC39RF10EVM Evaluation Module 3
Copyright © 2023 Texas Instruments Incorporated
