Texas Instruments LM66200EVM User manual

User’s Guide
LM66200 Evaluation Module
ABSTRACT
This user's guide describes the characteristics, operation, and use of the LM66200 low IQ ideal diode Evaluation
Module (EVM). This document contains the complete EVM schematic diagram, printed-circuit board layouts, bill
of materials, and necessary intructions on how to properly operate the EVM.
Table of Contents
1 Introduction.............................................................................................................................................................................2
1.1 Description......................................................................................................................................................................... 2
1.2 Features............................................................................................................................................................................. 2
2 Electrical Performance...........................................................................................................................................................2
3 LM66200EVM Configurations................................................................................................................................................ 3
4 Schematic................................................................................................................................................................................4
5 PCB Layout..............................................................................................................................................................................5
6 Test Setup................................................................................................................................................................................6
6.1 LM66200EVM Test Equipment...........................................................................................................................................6
6.2 Setting up the LM66200EVM............................................................................................................................................. 6
7 Test Configuration.................................................................................................................................................................. 6
8 Bill of Materials (BOM)............................................................................................................................................................7
Revision History.........................................................................................................................................................................9
List of Figures
Figure 4-1. LM66200EVM Schematic..........................................................................................................................................4
Figure 5-1. LM66200 Top Layer...................................................................................................................................................5
Figure 5-2. LM66200 Bottom Layer............................................................................................................................................. 5
Figure 7-1. LM66200 Setup With Test Equipment....................................................................................................................... 6
List of Tables
Table 1-1. LM66200 Modes of Operation.................................................................................................................................... 2
Table 3-1. LM66200EVM Input and Output Connector Functionality...........................................................................................3
Table 3-2. LM66200EVM Test Point Description......................................................................................................................... 3
Table 3-3. LM66200EVM Jumper Description............................................................................................................................. 3
Table 6-1. Default Jumper Settings..............................................................................................................................................6
Table 8-1. LM66200EVM BOM.................................................................................................................................................... 7
Trademarks
All trademarks are the property of their respective owners.
www.ti.com Table of Contents
SLVUC50 – APRIL 2021
Submit Document Feedback
LM66200 Evaluation Module 1
Copyright © 2021 Texas Instruments Incorporated

1 Introduction
The LM66200EVM is an evaluation module for the LM66200 low IQ ideal diode. The LM66200 is a dual-input,
single-output device that automatically passes the higher of its two input voltage to the output. The low quiescent
current makes the LM66200 ideal for systems with a battery supply as an input to extend the life of the battery
when in use.
1.1 Description
The LM66200EVM is a two layer PCB that enables the evaluation of the LM66200 low IQ ideal diode. This EVM
contains multiple jumpers to configure the different modes of operation of the LM66200. Table 1 lists the different
modes of operation.
For additional details on ideal diodes, and the data sheet, see Ideal diode & OR-ing Controllers on TI.com.
Table 1-1. LM66200 Modes of Operation
EVM Device Modes of Operation VOUT Range IOUT MAX
LM66200EVM LM66200 Diode (highest voltage
operation) 1.6 V–5.5 V 2.5 A
1.2 Features
This EVM has the following features:
• 1.6-V–5.5-V voltage range for each input
• Various onboard loading conditions
• Test points on every pin of the LM66200 for easy evaluation
2 Electrical Performance
See the LM66200 data sheet for detailed characteristics.
Introduction www.ti.com
2LM66200 Evaluation Module SLVUC50 – APRIL 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated

3 LM66200EVM Configurations
This section provides an overview of the LM66200 evaluation board connector and jumpers. Table 2 describes
the input and output connectors and jumpers. Table 3 describes the different test points and functinality. Table 4
describes the jumper functionality and configurations.
Table 3-1. LM66200EVM Input and Output Connector Functionality
Input Connector and Test Point Label Description
VIN1
J1 VIN1+ VIN1 Input connector
TP1 VIN1 VIN1 Input test point
TP2 VIN1 SENSE VIN1 SENSE test point
VIN2
J3 VIN2+ VIN2 Input connector
TP3 VIN2 VIN2 input test point
TP4 VIN2 SENSE VIN2 SENSE test point
VOUT
J4 VOUT+ VOUT output connector
TP5 VOUT SENSE VOUT SENSE test point
TP6 VOUT VOUT output test point
GND
J2 GND GND connector for inputs
J5 GND GND connector for
output
TP9, TP10, TP11, TP12 GND Test point for GND
Table 3-2. LM66200EVM Test Point Description
Input Test point Label Description
VOUT TP7 ST Output status pin test point
VIN1 TP8 ON Enable pin for LM66200
Table 3-3. LM66200EVM Jumper Description
Input Jumper Label Description
VIN1,
VIN2 JP1 JP1 Configures ON to reference VIN1 or VIN2
VOUT
JP2 JP2 1-μF output capacitor
JP3 JP3 10-μF output capacitor
JP4 JP4 100-μF output capacitor
JP5 JP5 10-Ω output resistor
www.ti.com LM66200EVM Configurations
SLVUC50 – APRIL 2021
Submit Document Feedback
LM66200 Evaluation Module 3
Copyright © 2021 Texas Instruments Incorporated

4 Schematic
Figure 1 illustrates the LM66200EVM schematic.
GND
GND
GND
GND
VOUT
VIN1
VIN1
VIN2
ST
VIN1
VIN2
VOUT
1.6V to 5.5V
1.6V to 5.5V
2.5A max
1.6V to 5.5V
GND
VIN1
VIN2
VIN1 Sense VOUT Sense VOUT
VIN2 Sense
ST
ON
GND GND GND GND
100uF
C1
100uF
C4
0.1uF
C3
0.1uF
C6
GNDGND
GND GND
10µF
C2
10µF
C5
GND
GND
1uF
C8
10µF
C9
100uF
C10
GND
GNDGND GND
1
2
JP2
1
2
JP3
1
2
JP4
1
2
JP5
10.0
R3
0.1uF
C7
J4
J3
J1
J5
J2
TP1 TP2
TP3 TP4
TP5 TP6
TP9TP12TP11TP10
10.0k
R2
TP8
TP7
VIN1
3
VIN2
6VOUT 2
VOUT 7
ON
4ST 8
GND 1
GND 5
LM66200DRLR
U1
1
2
3
JP1
5.00k
R1
ON
VIN2
ON
Figure 4-1. LM66200EVM Schematic
Schematic www.ti.com
4LM66200 Evaluation Module SLVUC50 – APRIL 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated

5 PCB Layout
Figure 2 and Figure 3 show the LM66200EVM PCB layout images.
Figure 5-1. LM66200 Top Layer
Figure 5-2. LM66200 Bottom Layer
www.ti.com PCB Layout
SLVUC50 – APRIL 2021
Submit Document Feedback
LM66200 Evaluation Module 5
Copyright © 2021 Texas Instruments Incorporated

6 Test Setup
This chapter describes the default jumper test setup for the evalution of the LM66200 using the evaluation
module.
6.1 LM66200EVM Test Equipment
Read the LM66200 data sheet before using the EVM.
The following test equipment is recommended:
• Two adjustable power supplies, 0 V–6 V at 2.5-A maximum
• Oscilloscope
• A passive or active load
6.2 Setting up the LM66200EVM
Make sure the LM66200EVM has the default jumper settings described in Table 5.
Table 6-1. Default Jumper Settings
Jumper Description Position
JP1 Sets ON pin reference Position 2 and 3 for VIN1 tied to ON
Position 1 and 2 for VIN2 tied to ON
JP2 1 μF Install JP2 for 1 uF of output
capacitance
JP5 10 Ω Install JP5 for 10 Ω of load
resistance
7 Test Configuration
Figure 4 shows the test equipment setup for the LM66200EVM.
Figure 7-1. LM66200 Setup With Test Equipment
Test Setup www.ti.com
6LM66200 Evaluation Module SLVUC50 – APRIL 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated

8 Bill of Materials (BOM)
Table 8-1 lists the LM66200EVM BOM.
Table 8-1. LM66200EVM BOM
Designator Quantity Value Description Package Reference Part Number Manufacturer
C1, C4, C10 3 100 uF CAP, CERM, 100 uF, 16
V, +/- 20%, X5R, 1210 1210 C1210C107M4PAC7800 Kemet
C2, C5, C9 3 10 uF CAP, CERM, 10 µF, 20
V,+/- 10%, X5R, 0805 0805 GRM21BR61D106KE15L MuRata
C3, C6 2 0.1 uF CAP, CERM, 0.1 uF, 25 V,
+/- 10%, X7R, 0603 0603 06033C104KAT2A AVX
C7 1 0.1 uF CAP, CERM, 0.1 uF, 25 V,
+/- 5%, X7R, 0805 0805 08053C104JAT2A AVX
C8 1 1 uF CAP, CERM, 1 uF, 50 V,
+/- 10%, X7R, 0805 0805 C0805C105K5RACTU Kemet
H9, H10, H11, H12 4 Bumpon, Hemisphere,
0.44 X 0.20, Clear Transparent Bumpon SJ-5303 (CLEAR) 3M
J1, J3, J4 3 Standard Banana Jack,
insulated, 10A, red 571-0500 571-0500 DEM Manufacturing
J2, J5 2 Standard Banana Jack,
insulated, 10A, black 571-0100 571-0100 DEM Manufacturing
JP1 1 Header, 100mil, 3x1, TH Header, 3x1, 100mil, TH 800-10-003-10-001000 Mill-Max
JP2, JP3, JP4, JP5 4 Header, 100mil, 2x1, Tin,
TH
Header, 2 PIN, 100mil,
Tin PEC02SAAN Sullins Connector Solutions
R1 1 5.00 k RES, 5.00 k, 0.1%, 0.2 W,
0805 0805 PNM0805E5001BST5 Vishay Thin Film
R2 1 10.0 k RES, 10.0 k, 0.5%, 0.1 W,
0603 0603 RT0603DRE0710KL Yageo America
R3 1 10.0 RES, 10.0, 1%, 16 W,
2512 2512 CPA2512Q10R0FS-T10 Susumu Co Ltd
SH-J1, SH-J2, SH-J3,
SH-J4, SH-J5 5 1x2 Shunt, 100mil, Flash Gold, Black Closed Top 100mil Shunt SPC02SYAN Sullins Connector Solutions
TP1, TP2, TP3, TP4,
TP5, TP6 6Test Point, Multipurpose, Red, TH
Red Multipurpose
Testpoint 5010 Keystone
www.ti.com Bill of Materials (BOM)
SLVUC50 – APRIL 2021
Submit Document Feedback
LM66200 Evaluation Module 7
Copyright © 2021 Texas Instruments Incorporated

Table 8-1. LM66200EVM BOM (continued)
Designator Quantity Value Description Package Reference Part Number Manufacturer
TP7, TP8 2 Test Point, Multipurpose,
White, TH
White Multipurpose
Testpoint 5012 Keystone
TP9, TP10, TP11, TP12 4 Test Point, Multipurpose,
Black, TH
Black Multipurpose
Testpoint 5011 Keystone
U1 1
1.6 V to 5 V, 2.5-A
Dual Ideal Diode with
Automatic Switchover
FCSOT8 LM66200DRLR Texas Instruments
FID1, FID2, FID3 0 Fiducial mark. There is
nothing to buy or mount. N/A N/A N/A
Bill of Materials (BOM) www.ti.com
8LM66200 Evaluation Module SLVUC50 – APRIL 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated

Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
DATE REVISION NOTES
April 2021 * Initial Release
www.ti.com Revision History
SLVUC50 – APRIL 2021
Submit Document Feedback
LM66200 Evaluation Module 9
Copyright © 2021 Texas Instruments Incorporated

STANDARD TERMS FOR EVALUATION MODULES
1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or
documentation which may be provided together or separately (collectively, an “EVM” or “EVMs”) to the User (“User”) in accordance
with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility
evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not
finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For
clarification, any software or software tools provided with the EVM (“Software”) shall not be subject to the terms and conditions
set forth herein but rather shall be subject to the applicable terms that accompany such Software
1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned,
or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production
system.
2Limited Warranty and Related Remedies/Disclaimers:
2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License
Agreement.
2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM
to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by
neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have
been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications
or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control
techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM.
User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10)
business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit
User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty
period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or
replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be
warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day
warranty period.
WARNING
Evaluation Kits are intended solely for use by technically qualified,
professional electronics experts who are familiar with the dangers
and application risks associated with handling electrical mechanical
components, systems, and subsystems.
User shall operate the Evaluation Kit within TI’s recommended
guidelines and any applicable legal or environmental requirements
as well as reasonable and customary safeguards. Failure to set up
and/or operate the Evaluation Kit within TI’s recommended
guidelines may result in personal injury or death or property
damage. Proper set up entails following TI’s instructions for
electrical ratings of interface circuits such as input, output and
electrical loads.
NOTE:
EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGREDATION OR FAILURE OF THE EVALUATION
KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.