Texas Instruments LMK04816 User manual

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
1
LMK04816
Low-Noise Clock Jitter Cleaner with Dual Loop PLLs
LMK04816 Evaluation Board Operating Instructions
Texas Instruments
June 2012

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
2
Table of Contents
TABLE OF CONTENTS.............................................................................................................................................. 2
GENERAL DESCRIPTION.......................................................................................................................................... 4
EVALUATION BOARD KIT CONTENTS ..................................................................................................................................4
AVAILABLE LMK04816 EVALUATION BOARDS....................................................................................................................4
AVAILABLE LMK04816 FAMILY DEVICES ...........................................................................................................................4
QUICK START ......................................................................................................................................................... 5
DEFAULT CODELOADER MODES FOR EVALUATION BOARDS....................................................................................................6
EXAMPLE: USING CODELOADER TO PROGRAM THE LMK04816 ............................................................................. 7
1. START CODELOADER 4APPLICATION..............................................................................................................................7
2. SELECT DEVICE ..........................................................................................................................................................7
3. PROGRAM/LOAD DEVICE.............................................................................................................................................8
4. RESTORING A DEFAULT MODE......................................................................................................................................8
5. VISUAL CONFIRMATION OF FREQUENCY LOCK..................................................................................................................9
6. ENABLE CLOCK OUTPUTS.............................................................................................................................................9
PLL LOOP FILTERS AND LOOP PARAMETERS......................................................................................................... 11
PLL 1LOOP FILTER ......................................................................................................................................................11
122.88 MHz VCXO PLL........................................................................................................................................11
PLL2 LOOP FILTER .......................................................................................................................................................12
EVALUATION BOARD INPUTS AND OUTPUTS....................................................................................................... 13
RECOMMENDED TEST EQUIPMENT...................................................................................................................... 21
PROGRAMMING 0-DELAY MODE IN CODELOADER .............................................................................................. 22
OVERVIEW..................................................................................................................................................................22
DUAL LOOP 0-DELAY MODE EXAMPLES ...........................................................................................................................22
Programming Steps............................................................................................................................................22
Details ................................................................................................................................................................22
SINGLE LOOP 0-DELAY MODE EXAMPLES .........................................................................................................................24
Programming Steps............................................................................................................................................24
Details ................................................................................................................................................................24
APPENDIX A: CODELOADER USAGE...................................................................................................................... 26
PORT SETUP TAB .........................................................................................................................................................26
CLOCK OUTPUTS TAB ...................................................................................................................................................27
PLL1 TAB...................................................................................................................................................................29
Setting the PLL1 VCO Frequency and PLL2 Reference Frequency.......................................................................30
PLL2 TAB...................................................................................................................................................................31
BITS/PINS TAB ............................................................................................................................................................32
REGISTERS TAB............................................................................................................................................................37
APPENDIX B: TYPICAL PHASE NOISE PERFORMANCE PLOTS................................................................................. 38
PLL1.........................................................................................................................................................................38
122.88 MHz VCXO Phase Noise..........................................................................................................................38
Clock Output Measurement Technique..............................................................................................................39
Buffered Phase Noise .........................................................................................................................................39
CLOCK OUTPUTS (CLKOUT)...........................................................................................................................................40

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
3
LMK04816B CLKout Phase Noise........................................................................................................................40
LMK04816B OSCout Phase Noise .......................................................................................................................41
APPENDIX C: SCHEMATICS ................................................................................................................................... 43
POWER SUPPLIES.........................................................................................................................................................43
LMK04816B DEVICE WITH LOOP FILTER AND CRYSTAL CIRCUITS .........................................................................................44
REFERENCE INPUTS (CLKIN0, CLKIN1, &CLKIN2), EXTERNAL VCXO (OSCIN)&VCO CIRCUITS...............................................45
CLOCK OUTPUTS (OSCOUT0, CLKOUT0TO CLKOUT3) ......................................................................................................46
CLOCK OUTPUTS (CLKOUT4TO CLKOUT7) ......................................................................................................................47
CLOCK OUTPUTS (CLKOUT8TO CLKOUT11) ....................................................................................................................48
UWIRE HEADER,LOGIC I/O PORTS AND STATUS LEDS........................................................................................................49
USB INTERFACE...........................................................................................................................................................50
APPENDIX D: BILL OF MATERIALS ........................................................................................................................ 51
APPENDIX E: PCB LAYERS STACKUP..................................................................................................................... 56
APPENDIX F: PCB LAYOUT.................................................................................................................................... 57
LAYER #1 –TOP ..........................................................................................................................................................57
LAYER #2 –RF GROUND PLANE (INVERTED).....................................................................................................................58
LAYER #3 –VCC PLANES ...............................................................................................................................................59
LAYER #4 –GROUND PLANE (INVERTED)..........................................................................................................................60
LAYER #5–VCC PLANES 2............................................................................................................................................61
LAYER #6 –BOTTOM....................................................................................................................................................62
LAYERS #1 AND 6–TOP AND BOTTOM (COMPOSITE).........................................................................................................63
APPENDIX G: PROPERLY CONFIGURING LPT PORT ............................................................................................... 65
LPT DRIVER LOADING...................................................................................................................................................65
CORRECT LPT PORT/ADDRESS .......................................................................................................................................65
CORRECT LPT MODE....................................................................................................................................................66
APPENDIX H: TROUBLESHOOTING INFORMATION ............................................................................................... 67
1) CONFIRM COMMUNICATIONS ...............................................................................................................................67
2) CONFIRM PLL1 OPERATION/LOCKING ....................................................................................................................67
3) CONFIRM PLL2 OPERATION/LOCKING ....................................................................................................................68

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
4
General Description
The LMK04816 Evaluation Board simplifies evaluation of the LMK04816B Low-Noise Clock
Jitter Cleaner with Dual Loop PLLs. Texas Instruments‟s CodeLoader software can be used to
program the internal registers of the LMK04816B device through the MICROWIRETM interface.
The CodeLoader software will run on a Windows 2000 or Windows XP PC and can be
downloaded from http://www.ti.com/tool/codeloader/.
Evaluation Board Kit Contents
The evaluation board kit includes:
(1) LMK04816 Evaluation Board from Table 1
(1) CodeLoader uWire cable (LPT uWire)
Available LMK04816 Evaluation Boards
The LMK04816 Evaluation Board supports any of the four devices offered in the LMK04816
Family. A commercial-quality VCXO is also mounted to the board to provide a known
reference point for evaluating device performance and functionality.
Table 1: Available Evaluation Board Configurations
Evaluation Board ID
Device
PLL1 VCXO
LMK04816BEVAL
LMK04816B
122.88 MHz Crystek VCXO
Model CVHD-950-122.880
Available LMK04816 FamilyDevices
Table 2: LMK04816B Devices
Device
Reference
Inputs
Buffered/
Divided
OSCin
Outputs
Programmable
LVDS/LVPECL/
LVCMOS
Outputs
VCO Frequency
LMK04816B
3
1
12
2370 to 2600 MHz

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
5
Quick Start
Full evaluation board instructions are downloadable from the LMK04816B device product folder
at www.ti.com.
1. Connect a power supply voltage of 5 V to the Vcc SMA connector. The onboard
LP3878-ADJ LDO regulator will output a low-noise 3.3 V supply to operate the device.
2. Connect a reference clock from a signal source to the CLKin1 SMA port. Use 122.88
MHz for default. The reference frequency depends on the device programming.
3. Connect the uWire header to a PC parallel port using the CodeLoader cable. A USB
interface is also available (search for “USB2UWIRE-IFACE” at www.ti.com).
4. Program the device with a default mode using CodeLoader. Ctrl+L must be pressed at
least once to load all registers. Alternatively click menu “Keyboard Controls” “Load
Device”. CodeLoader can be downloaded from www.ti.com/tool/codeloader/.
5. Measurements may be made on an active output clock port via its SMA connector.
CLKout0
CLKout0*
Laptop or PC
Parallel Port
Connector
5.0 V
(LDO)
1
3
4Program with CodeLoader
Be sure to press ‘Ctrl - L’
CLKin1
Reference clock from
signal generator or other
external source.
122.88 MHz
(Default)
2
Power
Reference
LMK04816
uWire
header
Parallel Port Ribbon Cable
CLKout2
CLKout2*
CLKout4
CLKout4*
CLKout6*
CLKout6
CLKout8
CLKout8*
CLKout10*
CLKout10
OSCout0
OSCout0*
CLKin0
CLKin0*
5.0 V
3.3 V
Factory default is LDO is used.
Customer may reconfigure to
power LMK directly.
CLKin2
CLKin2*
Figure 1: Quick Start Diagram

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
6
Default CodeLoader Modes for Evaluation Boards
CodeLoader saves the state of the selected LMK04816B device when exiting the software. To
ensure a common starting point, the following modes listed in Table 3 may be restored by
clicking “Mode” and selecting the appropriate device configuration, as shown in Figure 2 in the
case of the LMK04816 device. Similar default modes are available for each LMK04816B
device in CodeLoader. Choose a mode with CLKin0 for differential clock signal or CLKin1 for a
single ended signal.
Figure 2: Selecting a Default Mode for the LMK04816 Device
After restoring a default mode, press Ctrl+L to program the device. The default modes also
disable certain outputs, so make sure to enable the output under test to make measurements.
Table 3: Default CodeLoader Modes for LMK04816
Default CodeLoader Mode
Device Mode
CLKin
Frequency
OSCin
Frequency
122.88 MHz CLKin1, 122.88 MHz
VCXO
Dual PLL, Internal VCO
122.88 MHz
122.88 MHz
122.88 MHz CLKin1, Dual Loop 0-
delay, 122.88 MHz VCXO
Dual PLL, Internal VCO,
0-Delay with Internal
Feedback
122.88 MHz
122.88 MHz
122.88 MHz CLKin1, 122.88 MHz
VCXO
Dual PLL, Internal VCO,
PLL2 Crystal Oscillator
Enabled
122.88 MHz
20.48 MHz
122.88 MHz CLKin1, 122.88 MHz
VCXO
Dual PLL, Internal VCO
122.88 MHz
122.88 MHz
122.88 MHz CLKin1, Dual Loop 0-
delay, 122.88 MHz VCXO
Dual PLL, Internal VCO,
0-Delay with Internal
Feedback
122.88 MHz
122.88 MHz
122.88 MHz CLKin1, 122.88 MHz
VCXO
Dual PLL, Internal VCO,
PLL2 Crystal Oscillator
Enabled
122.88 MHz
20.48 MHz
The next section outlines step-by-step procedures for using the evaluation board with the
LMK04816. For boards with another part number, make sure to select the corresponding part
number under the “Device” menu.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
7
Example: Using CodeLoader to Program the LMK04816
The purpose of this section is to walk the user through using CodeLoader 4 to make some
measurements with the LMK04816 device as an example. For more information on CodeLoader
refer to Appendix A: CodeLoader Usage or the CodeLoader 4 instructions located at
http://www.ti.com/tool/codeloader/.
Before proceeding, be sure to follow the Quick Start section above to ensure proper connections.
1. Start CodeLoader 4 Application
Click “Start” “Programs” “CodeLoader 4” “CodeLoader 4”
The CodeLoader 4 program is installed by default to the CodeLoader 4 application group.
2. Select Device
Click “Select Device” “Clock Conditioners” “LMK04816”
Once started CodeLoader 4 will load the last used device. To load a new device click “Select
Device” from the menu bar, then select the subgroup and finally device to load. For this
example, the LMK04816B is chosen. Selecting the device does cause the device to be
programmed.
Figure 3 –Selecting the LMK04816B device

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
8
3. Program/Load Device
Assuming the Port Setup settings are correct, press the
“Ctrl+L” shortcut or click “Keyboard Controls” 
“Load Device” from the menu to program the device to
the current state of the newly loaded LMK04816 file.
Once the device has been initially loaded, CodeLoader
will automatically program changed registers so it is
not necessary to re-load the device upon subsequent
changes in the device configuration. It is possible to disable this functionality by ensuring there
is no checkmark by the “Options” “AutoReload with Changes.”
Because a default mode will be restored in the next step, this step isn‟t really needed but included
to emphasize the importance of pressing “Ctrl+L”to load the device at least once after starting
CodeLoader, restoring a mode, or restoring a saved setup using the File menu.
See Appendix A: CodeLoader Usage or the CodeLoader 4 instructions located at
http://www.ti.com/tool/codeloader/ for more information on Port Setup. Appendix H:
Troubleshooting Information contains information on troubleshooting communications.
4. Restoring a Default Mode
Click “Mode” “LMK04816, 122.88 MHz VCXO, 122.88 MHz CLKin1”; then press Ctrl+L.
Figure 5: Setting the Default mode for LMK04816
For the purpose of this walkthrough, a default mode will be loaded to ensure a common starting
point. This is important because when CodeLoader is closed, it remembers the last settings used
for a particular device. Again, remember to press Ctrl+L as the first step after loading a default
mode.
Figure 4 –Loading the Device

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
9
5. Visual Confirmation of FrequencyLock
After a default mode is restored and loaded, LED D5 should illuminate when PLL1 and PLL2
are locked to the reference clock applied to CLKin1. This assumes LD_MUX = PLL1/2 DLD
and LD_TYPE = Active High, which are the default settings.
6. Enable Clock Outputs
While the LMK04816B offers programmable clock output buffer formats, the evaluation board
is shipped with preconfigured output terminations to match the default buffer type for each
output. Refer to the CLKout port description in the Evaluation Board Inputs and Outputs section.
To measure phase noise at one of the clock outputs, for example, CLKout0:
1. Click on the Clock Outputs tab,
2. Uncheck “Powerdown” in the Digital Delay box to enable the channel,
3. Set the following settings as needed:
a. Digital Delay value
b. Clock Divider value
c. Analog Delay select and Analog Delay value (if not “Bypassed”)
d. Clock Output type.
4. Depending on the configured output type, the clock output SMAs can be interfaced to a
test instrument with a single-ended 50-ohm input as follows.
a. For LVDS:
i. A balun (like ADT2-1T) is recommended for differential-to-single-ended
conversion.
b. For LVPECL:
i. A balun can be used, or
ii. One side of the LVPECL signal can be terminated with a 50-ohm load and
the other side can be run single-ended to the instrument.
c. For LVCMOS:
i. There are two single-ended outputs,
CLKoutX and CLKoutX*, and each
output can be set to Normal, Inverted, or
Off. There are nine (9) combinations of
LVCMOS modes in the Clock Output list.
ii. One side of the LVCMOS signal can be
terminated with a 50-ohm load and the
other side can be run single-ended to the
instrument.
iii. A balun may also be used. Ensure
CLKoutX and CLKoutX* states are
complementary to each other, i.e.:
Figure 7: Setting LVCMOS modes
Figure 6: Setting Digital Delay, Clock Divider, Analog Delay, and Output Format for CLKout0

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
10
Norm/Inv or Inv/Norm.
5. The phase noise may be measured with a spectrum analyzer or signal source analyzer.
See Appendix B: Typical Phase Noise Performance Plots for phase noise plots of the clock
outputs.
National‟s Clock Design Tool can be used to calculate divider values to achieve desired clock
output frequencies. See: http://www.ti.com/tool/codeloader/.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
11
PLL Loop Filters and Loop Parameters
In jitter cleaning applications that use a cascaded or dual PLL architecture, the first PLL‟s
purpose is to substitute the phase noise of a low-noise oscillator (VCXO or crystal resonator) for
the phase noise of a “dirty” reference clock. The first PLL is typically configured with a narrow
loop bandwidth in order to minimize the impact of the reference clock phase noise. The reference
clock consequently serves only as a frequency reference rather than a phase reference.
The loop filters on the LMK04816 evaluation board are setup using the approach above. The
loop filter for PLL1 has been configured for a narrow loop bandwidth (< 100 Hz), while the loop
filter of PLL2 has been configured for a wide loop bandwidth (> 100 kHz). The specific loop
bandwidth values depend on the phase noise performance of the oscillator mounted on the board.
The following tables contain the parameters for PLL1 and PLL2 for each oscillator option.
National‟s Clock Design Tool can be used to optimize PLL phase noise/jitter for given
specifications. See: http://www.ti.com/tool/codeloader/.
PLL 1 Loop Filter
Table 4: PLL1 Loop Filter Parameters for Crystek 122.88 MHz VCXO
122.88 MHz VCXO PLL
Phase Margin
49˚
Kφ (Charge Pump)
100 uA
Loop Bandwidth
12 Hz
Phase Detector Freq
1.024 MHz
VCO Gain
2.5 kHz/Volt
Reference Clock
Frequency
122.88 MHz
Output Frequency
122.88 MHz (To PLL 2)
Loop Filter
Components
C1_A1 = 100 nF
C2_A1 = 680 nF
R2_A1 = 39 kΩ
Note: PLL Loop Bandwidth is a function of K , Kvco, N as well as loop components. Changing
K and N will change the loop bandwidth.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
12
PLL2 Loop Filter
Table 5: PLL2 Loop Filter Parameters for LMK04816B
LMK04816B
C1_A2
0.047
nF
C2_A2
3.9
nF
C3 (internal)
0
nF
C4 (internal)
0
nF
R2_A2
0.62
kΩ
R3 (internal)
0.2
kΩ
R4 (internal)
0.2
kΩ
Charge Pump
Current, K
3.2
mA
Phase Detector
Frequency
122.88
MHz
Frequency
2457.6
MHz
Kvco
18.8
MHz/V
N
20
Phase Margin
75
degrees
Loop
Bandwidth
321
kHz
Note: PLL Loop Bandwidth is a function of K , Kvco, N as well as loop components. Changing
K and N will change the loop bandwidth.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
13
Evaluation Board Inputs and Outputs
The following table contains descriptions of the inputs and outputs for the evaluation board.
Unless otherwise noted, the connectors described can be assumed to be populated by default.
Additionally, some applicable CodeLoader programming controls are noted for convenience.
Refer to the LMK04816 Family Datasheet for complete register programming information.
Table 6: Evaluation Board Inputs and Outputs
Connector Name
Signal Type,
Input/Output
Description
Populated:
CLKout0, CLKout0*,
CLKout2, CLKout2*,
CLKout4, CLKout4*,
CLKout6, CLKout6*,
CLKout8, CLKout8*,
CLKout10, CLKout10*
Not Populated:
CLKout1, CLKout1*,
CLKout3, CLKout3*,
CLKout5, CLKout5*,
CLKout7, CLKout7*,
CLKout9, CLKout9*,
CLKout11, CLKout11*
Analog,
Output
Clock outputs with programmable output buffers.
The output terminations by default on the evaluation
board are shown below, and the output type selected by
default in CodeLoader is indicated by an asterisk (*):
Clock output pair
Default Board
Termination
CLKout0
LVPECL*
CLKout1
LVPECL
CLKout2
LVPECL*
CLKout3
LVPECL
CLKout4
LVDS* / LVCMOS
CLKout5
LVDS / LVCMOS
CLKout6
LVDS* / LVCMOS
CLKout7
LVDS / LVCMOS
CLKout8
LVDS* / LVCMOS
CLKout9
LVDS / LVCMOS
CLKout10
LVPECL*
CLKout11
LVPECL
Each CLKout pair has a programmable LVDS,
LVPECL, or LVCMOS buffer. The output buffer type
can be selected in CodeLoader in the Clock Outputs
tab via the CLKoutX_TYPE control.
All clock outputs are AC-coupled to allow safe testing
with RF test equipment.
All LVPECL clock outputs are source-terminated using
240-ohm resistors.
If an output pair is programmed to LVCMOS, each
output can be independently configured (normal,
inverted, or off/tri-state).

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
14
Connector Name
Signal Type,
Input/Output
Description
Populated:
OSCout0, OSCout0*,
Analog,
Output
Buffered output of OSCin port.
The output terminations on the evaluation board are
shown below, the output type selected by default in
CodeLoader is indicated by an asterisk (*):
OSC output pair
Default Board
Termination
OSCout0
LVDS* / LVCMOS
Only OSCout0 has a programmable LVDS, LVPECL,
or LVCMOS output buffer. The OSCout0 buffer type
can be selected in CodeLoader on the Clock Outputs
tab via the OSCout0_TYPE control.
OSCout0 is AC-coupled to allow safe testing with RF
test equipment.
If OSCout0 is programmed as LVCMOS, each output
can be independently configured (normal, inverted,
inverted, and off/tri-state).
Vcc
Power,
Input
Main power supply input for the evaluation board.
A 3.9 V DC power source applied to this SMA will, by
default, source the onboard LDO regulators that power
the inner layer planes that supply the LMK04816B and
its auxiliary circuits (e.g. VCXO).
The LMK04816B contains internal voltage regulators
for the VCO, PLL and other internal blocks. The clock
outputs do not have an internal regulator, so a clean
power supply with sufficient output current capability
is required for optimal performance.
On-board LDO regulators and 0 resistor options
provide flexibility to supply and route power to various
devices. See schematics for more details.
Populated:
J1
Power,
Input
Alternative power supply input for the evaluation board
using two unshielded wires (Vcc and GND).
Apply power to either Vcc SMA or J1, but not both.
Populated:
VccVCO/Aux
Power,
Input
Optional Vcc input to power the VCO circuit if
separated voltage rails are needed. The VccVCO/Aux
input can power these circuits directly or supply the on-
board LDO regulators. 0 Ω resistor options provide
flexibility to route power.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
15
Connector Name
Signal Type,
Input/Output
Description
Populated:
VccVCXO/Aux
Power,
Input
Optional Vcc input to power the VCXO circuit if
separated voltage rails are needed. The
VccVCXO/Aux input can power these circuits directly
or supply the on-board LDO regulators. 0 Ω resistor
options provide flexibility to route power.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
16
Connector Name
Signal Type,
Input/Output
Description
Populated:
CLKin0, CLKin0*,
FBCLKin*/CLKin1*
CLKin2/CLKin2*
Not Populated:
FBCLKin/CLKin1
Analog,
Input
Reference Clock Inputs for PLL1 (CLKin0, 1, 2).
CLKin1 can alternatively be used as an External
Feedback Clock Input (FBCLKin) in 0-delay mode or
an RF Input (Fin) in External VCO mode.
Reference Clock Inputs for PLL1 (CLKin0, 1, 2)
FBCLKin/CLKin1* is configured by default for a
single-ended reference clock input from a 50-ohm
source. The non-driven input pin (FBCLKin/CLKin1)
is connected to GND with a 0.1 uF. CLKin0/CLKin0*
is configured by default for a differential reference
clock input from a 50-ohm source.
CLKin1* is the default reference clock input selected in
CodeLoader. The clock input selection mode can be
programmed on the Bits/Pins tab via the
CLKin_Select_MODE control. Refer to the
LMK04816 Family Datasheet section “Input Clock
Switching” for more information.
AC coupled Input Clock Swing Levels
Input
Mode
Min
Max
Units
Differential
Bipolar or
CMOS
0.5
3.1
Vpp
Single Ended
0.25
2.4
Vpp
External Feedback Input (FBCLKin) for 0-Delay
CLKin1 is shared for use with FBCLKin as an external
feedback clock input to PLL1 for 0-delay mode. See
section, Programming 0-Delay Mode in CodeLoader
below, for more details on using 0-delay mode with the
evaluation board and the evaluation board software.
RF Input (Fin) for External VCO
CLKin1 is also shared for use with Fin as an RF input
for external VCO mode using the onboard VCO
footprint (U3) or add-on VCO board. To enable Dual
PLL mode with External VCO, the following registers
must be properly configured in CodeLoader:
MODE = (3) Dual PLL, Ext VCO (Fin), (5)
Dual PLL, Ext VCO, 0-Delay, (11) PLL2, Ext
VCO (Fin)

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
17
Connector Name
Signal Type,
Input/Output
Description
Not populated:
OSCin, OSCin*
Analog,
Input
Feedback VCXO clock input to PLL1 and Reference
clock input to PLL2.
By default, these SMAs are not connected to the traces
going to the OSCin/OSCin* pins of the LMK04816B.
Instead, the single-ended output of the onboard VCXO
(U2) drives the OSCin* input of the device and the
OSCin input of the device is connected to GND with
0.1 uF.
A VCXO add-on board may be optionally attached via
these SMA connectors with minor modification to the
components going to the OSCin/OSCin* pins of
device. This is useful if the VCXO footprint does not
accommodate the desired VCXO device.
A single-ended or differential signal may be used to
drive the OSCin/OSCin* pins and must be AC coupled.
If operated in single-ended mode, the unused input
must be connected to GND with 0.1 uF.
Refer to the LMK04816 Family Datasheet section
“Electrical Characteristics” for PLL2 Reference Input
(OSCin) specifications.
Test point:
VTUNE1_TP
Not populated:
Vtune1
Analog,
Output
Tuning voltage output from the loop filter for PLL1.
If a VCXO add-on board is used, this tuning voltage
can be connected to the voltage control pin of the
external VCXO when this SMA connector is installed
and connected through R72 by the user.
Test point:
VTUNE2_TP
Analog,
Output
Tuning voltage output from the loop filter for PLL2.
Populated:
uWire
Test points:
DATAuWire_TP
CLKuWIRE_TP
LEuWIRE_TP
CMOS,
Input/Output
10-pin header for uWire programming interface and
programmable logic I/O pins for the LMK04816B.
The uWire interface includes CLKuWire,
DATAuWire, and LEuWire signals.
The programmable logic I/O signals accessible through
this header include: SYNC, Status_Holdover,
Status_LD, Status_CLKin0, and Status_CLKin1.
These logic I/O signals also have dedicated SMAs and
test points.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
18
Connector Name
Signal Type,
Input/Output
Description
Test point:
LD_TP
Not populated:
Status_LD
CMOS,
Output
Programmable status output pin. By default, set to
output the digital lock detect status signal for PLL1 and
PLL2 combined.
In the default CodeLoader modes, LED D5 will
illuminate green when PLL lock is detected by the
LMK04816B (output is high) and turn off when lock is
lost (output is low).
The status output signal for the Status_LD pin can be
selected on the Bits/Pins tab via the LD_MUX control.
Refer to the LMK04816 Family Datasheet section
“Status Pins” and “Digital Lock Detect” for more
information.
Note: Before a high-frequency internal signal (e.g. PLL
divider output signal) is selected by LD_MUX, it is
suggested to first remove the 270 ohm resistor to
prevent the LED from loading the output.
Test point:
Holdover_TP
Not populated:
Status_Hold
CMOS,
Output
Programmable status output pin. By default, set to the
output holdover mode status signal.
In the default CodeLoader mode, LED D8 will
illuminate red when holdover mode is active (output is
high) and turn off when holdover mode is not active
(output is low).
The status output signal for the Status_Holdover pin
can be selected on the Bits/Pins tab via the
HOLDOVER_MUX control.
Refer to the LMK04816 Family Datasheet section
“Status Pins” and “Holdover Mode” for more
information.
Note: Before a high-frequency internal signal (e.g. PLL
divider output signal) is selected by
HOLDOVER_MUX, it is suggested to first remove the
270 ohm resistor to prevent the LED from loading the
output.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
19
Connector Name
Signal Type,
Input/Output
Description
Test point:
CLKin0_SEL_TP
CLKin1_SEL_TP
Not populated:
Status_CLKin0,
Status_CLKin1
CMOS,
Input/Output
Programmable status I/O pins. By default, set as input
pins for controlling input clock switching of CLKin0
and CLKin1.
These inputs will not be functional because
CLKin_Select_MODE is set to 0 (CLKin0 Manual) by
default in the Bits/Pins tab in CodeLoader. To enable
input clock switching, CLKin_Select_MODE must be
3 or 6 and Status_CLKinX_TYPE must be 0 to 3 (pin
enabled as an input).
Input Clock Switching –Pin Select Mode
When CLKin_SELECT_MODE is 3, the
Status_CLKinX pins select which clock input is active
as follows:
Status_CLKin1
Status_CLKin0
Active Clock
0
0
CLKin0
0
1
CLKin1
1
0
Reserved
1
1
Holdover
Input Clock Switching –Auto with Pin Select
When CLKin_SELECT_MODE is 6, the active clock is
selected using the Status_CLKinX pins upon an input
clock switch event as follows:
Status_CLKin1
Status_CLKin0
Active
Clock
X
0
CLKin0
1
0
CLKin1
0
0
Reserved
Refer to the LMK04816 Family Datasheet section
“Input Clock Switching” for more information.
Status Outputs
When Status_CLKinX_TYPE is 3 to 6 (pin enabled as
an output), the status output signal for the
corresponding Status_CLKinX pin can be programmed
on the Bits/Pins tab via the Status_CLKinX_MUX
control.
Refer to the LMK04816 Family Datasheet section
“Status Pins” for more information.

L M K 0 4 8 1 6 E V A L U A T I O N B O A R D O P E R A T I N G I N S T R U C T I O N S
SNLU107
20
Connector Name
Signal Type,
Input/Output
Description
Test point:
SYNC_TP
Not populated:
SYNC
CMOS,
Input/Output
Programmable status I/O pin. By default, set as an
input pin for synchronize the clock outputs with a fixed
and known phase relationship between each clock
output selected for SYNC. A SYNC event also causes
the digital delay values to take effect.
In the default CodeLoader mode, SYNC will asserted
when the SYNC pin is low and the outputs to be
synchronized will be held in a logic low state. When
SYNC is unasserted, the clock outputs to be
synchronized are activated and will be initially phase
aligned with each other except for outputs programmed
with different digital delay values.
A SYNC event can also be programmed by toggling
the SYNC_POL_INV bit in the Bits/Pins tab in
CodeLoader.
Refer to the LMK04816 Family Datasheet section
“Clock Output Synchronization” for more information.
Status Output
When SYNC_MUX is 3 to 6 (pin enabled as output), a
status signal for the SYNC pin can be selected on the
Bits/Pins tab via the SYNC_MUX control.