ADLINK Technology PXIe-3985 User manual

Advance Technologies; Automate the World.
PXIe-3985
PXI Express Embedded
Controller
User’s Manual
Manual Rev.: 2.00
Revision Date: Feb. 4, 2015
Part No: 50-17048-1000

ii
Revision History
Revision Release Date Description of Change(s)
2.00 2015/2/4 Initial Release

Preface iii
PXIe-3985
Preface
Copyright 2015 ADLINK TECHNOLOGY, INC.
This document contains proprietary information protected by copy-
right. All rights are reserved. No part of this manual may be repro-
duced by any mechanical, electronic, or other means in any form
without prior written permission of the manufacturer.
Disclaimer
The information in this document is subject to change without prior
notice in order to improve reliability, design, and function and does
not represent a commitment on the part of the manufacturer.
In no event will the manufacturer be liable for direct, indirect,
special, incidental, or consequential damages arising out of the
use or inability to use the product or documentation, even if
advised of the possibility of such damages.
Environmental Responsibility
ADLINK is committed to fulfill its social responsibility to global
environmental preservation through compliance with the Euro-
pean Union's Restriction of Hazardous Substances (RoHS) direc-
tive and Waste Electrical and Electronic Equipment (WEEE)
directive. Environmental protection is a top priority for ADLINK.
We have enforced measures to ensure that our products, manu-
facturing processes, components, and raw materials have as little
impact on the environment as possible. When products are at their
end of life, our customers are encouraged to dispose of them in
accordance with the product disposal and/or recovery programs
prescribed by their nation or company.
Trademarks
PC, PS/2, and VGA are registered trademarks of International
Business Machines Corp. Borland®, Borland®C, C++ Builder®,
and Delphi®are registered trademarks of the Borland Software
Corporation. LabVIEW™ is a trademark of National Instruments
Corporation. Microsoft®, Visual Basic®, Visual C++®, Windows®

iv Preface
98, Windows®NT, Windows®2000, Windows®XP, and
Windows®Vista®are registered trademarks of Microsoft®
Corporation. PCI™, is a registered trademark of the Peripheral
Component Interconnect Special Interest Group (PCI-SIG).
Product names mentioned herein are used for identification pur-
poses only and may be trademarks and/or registered trademarks
of their respective companies.
Conventions
Take note of the following conventions used throughout this
manual to make sure that users perform certain tasks and
instructions properly.
NOTE:
NOTE:
Additional information, aids, and tips that help users per-
form tasks.
CAUTION:
Information to prevent minor physical injury, component
damage, data loss, and/or program corruption when try-
ing to complete a task.
WARNING:
Information to prevent serious physical injury, compo-
nent damage, data loss, and/or program corruption
when trying to complete a specific task.

v
PXIe-3985
Table of Contents
Revision History...................................................................... ii
Preface .................................................................................... iii
List of Figures ........................................................................ ix
List of Tables.......................................................................... xi
1 Introduction ........................................................................ 1
1.1 Features............................................................................... 2
1.2 Specifications....................................................................... 3
1.3 I/O and Indicators ................................................................ 7
1.3.1 Front Panel ................................................................. 7
1.3.2 GPIB Connector ....................................................... 10
1.3.3 Reset Button............................................................. 11
1.3.4 LED Indicators .......................................................... 11
1.3.5 USB 2.0 Ports........................................................... 11
1.3.6 Gigabit Ethernet Ports .............................................. 12
1.3.7 USB 3.0 Ports........................................................... 13
1.3.8 COM Port.................................................................. 14
1.3.9 Onboard Connections and Settings.......................... 15
2 Getting Started ................................................................. 17
2.1 Package Contents ............................................................. 17
2.2 Operating System Installation............................................ 18
2.2.1 Installation Environment ........................................... 19
2.2.2 Installing the PXIe-3985 ........................................... 20
2.2.3 Replacing the Hard Drive or Solid State Drive ......... 21
2.2.4 Replacing the Battery Backup .................................. 22
2.2.5 Clearing CMOS ........................................................ 22

vi
3 Driver Installation............................................................. 25
3.1 Installing Windows Drivers................................................. 25
3.2 Installing the Chipset Driver ............................................... 25
3.3 Installing the Graphics Driver............................................. 26
3.4 Installing the Ethernet Driver.............................................. 26
3.5 Installing the GPIB Driver................................................... 27
3.6 Installing the Management Engine Driver .......................... 27
3.7 Installing the PXI Trigger Driver ......................................... 28
3.8 Installing the USB 3.0 Driver.............................................. 29
3.9 Installing the SMBus Driver................................................ 29
3.10 Installing the RST Driver .................................................... 30
A Appendix: PXI Trigger I/O Function Reference.............. 31
A.1 Data Types......................................................................... 31
A.2 Function Library ................................................................. 32
A.2.1 TRIG_Init .................................................................. 32
A.2.2 TRIG_Close .............................................................. 33
A.2.3 TRIG_SetSoftTrg ...................................................... 33
A.2.4 TRIG_Trigger_Route ................................................ 34
A.2.5 TRIG_Trigger_Clear ................................................. 36
A.2.6 TRIG_GetSoftTrg...................................................... 36
A.2.7 TRIG_Trigger_Route_Query .................................... 37
A.2.8 TRIG_GetDriverRevision .......................................... 39
B Appendix: BIOS Setup...................................................... 41
B.1 Starting the BIOS............................................................... 41
B.2 Main Setup......................................................................... 43
B.3 Advanced Setup................................................................. 44
B.4 Boot Setup ......................................................................... 45
B.5 Security Setup.................................................................... 45
B.6 Save & Exit Setup.............................................................. 46
Important Safety Instructions.............................................. 47

vii
PXIe-3985
Getting Service...................................................................... 49

viii
This page intentionally left blank.

List of Figures ix
PXIe-3985
List of Figures
Figure 1-1: PXIe-3985 Functional Block Diagram.............................. 3
Figure 1-2: PXIe-3985 Front Panel .................................................... 7
Figure 1-3: PXI Trigger SMB Jack ..................................................... 8
Figure 1-4: DisplayPort Connector..................................................... 9
Figure 1-5: PXIe-3985 LED Indicators ............................................. 11
Figure 1-6: COM Port....................................................................... 14
Figure 1-7: PXIe-3985 Onboard Configuration ................................ 15
Figure B-1: BIOS Setup Navigation.................................................. 42

x List of Figures
This page intentionally left blank.

List of Tables xi
PXIe-3985
List of Tables
Table 1-1: Front Panel Legend ......................................................... 7
Table 1-2: DisplayPort Pin Assignment ............................................ 9
Table 1-3: GPIB Pin Description ..................................................... 10
Table 1-4: LED Indicator Legend.................................................... 11
Table 1-5: USB 2.0 Port Pin Assignment........................................ 12
Table 1-6: PXIe-3985 Ethernet Port Pin Assignments.................... 12
Table 1-7: D-Sub 9p COM Port Signal Functions ........................... 14
Table 1-8: Onboard Configuration Legend ..................................... 15
Table B-1: BIOS Hot Key Functions................................................ 42
Table B-2: BIOS Main Setup Menu ................................................. 44
Table B-3: BIOS Advanced Setup Menu......................................... 45
Table B-4: BIOS Boot Setup Menu ................................................. 45
Table B-5: BIOS Security Setup Menu............................................ 46

xii List of Tables
This page intentionally left blank.

Introduction 1
PXIe-3985
1 Introduction
The ADLINK PXIe-3985 PXI Express™ embedded controller is
based on the fourth generation Intel®Core™ i7 processor specifi-
cally designed for PXI Express-based testing systems. A rugged
and stable operating environment is provided for a variety of test-
ing and measurement applications.
Combining state-of-the-art Intel®Core™ i7-4700EQ 2.4 GHz pro-
cessors and up to 16 GB of 1600 MHz DDR3L memory, the
PXIe-3985 utilizes four separate computing engines on a single
processor, enabling execution of four independent tasks simulta-
neously. With a configurable PCIe switch, the PXIe-3985 can sup-
port four links x4 or two links x16 x8 PXI Express link capability,
with maximum system throughput of up to 8 GB/s.
PXI Express-based testing systems typically make up a PXI
Express platform and diversified standalone instruments for com-
plex testing tasks. The PXIe-3985 series provides ample inter-
faces, including two DisplayPort connectors, allowing connection
to two monitors, dual USB 3.0 connections for high speed periph-
eral devices, dual Gigabit Ethernet ports, one for LAN connection
and the other for controlling LXI instruments, four USB 2.0 ports
for peripheral devices and USB instrument control, and a Micro-D
GPIB connector for GPIB instrument connection, for hybrid
PXI-based testing systems control.
NOTE:
NOTE:
Memory addressing over 4GB is OS-dependent, such that a
32-bit operating system may be unable to address memory
space over 4GB. To fully utilize memory, 64-bit operating sys-
tems are required.

2 Introduction
1.1 Features
XPXITM-5 PXI Express Hardware Specification Rev.1.0
XIntel®Core™ i7-4700EQ 2.4 GHz processor for maximum
computing power, 3.4GHz maximum in single-core, Turbo
Boost mode.
XDual Channel DDR3L SODIMM
ZUp to 16 GB 1600 MHz
XMaximum System Throughput 8 GB/s
XPXI Express Link Capability
Z4 Four Links Configuration: x4 x4 x4 x4
Z2 Two Links Configuration: x16 x8
XPre-integrated SATA hard drive at 500GB,
ZSupports 2.5” HDD or SSD
ZSATA 6.0 Gb/s
ZSupports AHCI
XIntegrated I/O
ZDual Gigabit Ethernet ports
ZTwo USB3.0 Ports
ZFour USB 2.0 Ports
ZBuilt-in GPIB (IEEE488) controller
ZDual DisplayPort connector
ZOne COM port (D-sub9 serial)
ZTrigger I/O for advanced PXITM trigger functions

Introduction 3
PXIe-3985
1.2 Specifications
Figure 1-1: PXIe-3985 Functional Block Diagram
Processor
XIntel®Core™ i7-4700EQ 2.4GHz processor
XDMI (Direct Media Interface) with 5 GT/s bandwidth in each
direction
Chipset
Mobile Intel®QM87 Express
Channel B
204 pin SODIMM
Channel A
204 pin SODIMM
Front Panel
Connectors
Intel® Lynx Point
Chipset
Haswell
Intel® Core™
i7 Quad Core
Processor
PCIe x1
GbE
connector GbE I/F
USB2,0
connector x4
GPIB controller PCIe
GPIB
connector GPIB
SMB
Connector
PXIe Connector
Trigger Bus
Controller
COM Port
connector
PCIe Gen2.0
48 lanes
swtich
2.5" SATA
Interposer
Board
SATA
GbE
connector GbE I/F
Digital
Display I/F
DisplayPort
connector x2
PCIe x1
PCIe Gen2 x16
Trigger Signal
LPC
Intel FDI DMI
GbE PHY
82579
GbE controller
I210
Trigger Bus
DDR3
1600MHz
DDR3
1600MHz
USB 3.0
USB 2.0
USB3.0
connector x2
Gen2 4Links x4
Gen2 2Links x8 +
x16
or
LPC- COM Port

4 Introduction
Memory
XTwo standard 204-pin DDR3L SODIMM sockets
XSupports 1333/1600MHz RAM up to 16 GB total
XSupports non-ECC, unbuffered memory
Video
XDisplayPort supports up to 3840x 2160 @ 60 Hz resolution
XDVI (with passive DisplayPort-to-DVI adapter) supports res-
olution up to 1920 x 1200 @ 60 Hz
Hard Drive
Built-in 2.5” 500GB SATA hard drive or 240GB SATA solid state
hard drive.
I/O Connectivity
Dual Gigabit Ethernet controllers through two RJ-45 connectors
with speed/link/active LED on the faceplate, with both supporting
Wake on LAN.
NOTE:
NOTE:
The externally accessible SODIMM socket can accept replace-
ment DDR3L DRAM DIMM modules.
PXIe-3985 specifications and stability guarantees are only sup-
ported when ADLINK-provided DDR3L DRAM DIMM modules
are used.
NOTE:
NOTE:
DisplayPort adapters for other standards are available, with
maximum available resolution dependent on the adapter cho-
sen

Introduction 5
PXIe-3985
USB
Four USB 2.0 and two USB 3.0 ports on the faceplate.
GPIB
Onboard IEEE488 GPIB controller through Micro-D 25-pin con-
nector on the faceplate.
Trigger I/O
One SMB connector on the faceplate to route an external trigger
signal to/from PXI trigger bus
Dimensions (3U PXI module)
3U/4-slot PXI standard
Weight
1.0 kg (exclusive of packaging)
Environmental
Shock and Vibration
Functional shock 30 G, half-sine, 11 ms pulse duration
Random vibration:
XOperating 5 to 500 Hz, 0.21 Grms, 3 axes
XNon-operating 5 to 500 Hz, 2.46 Grms, 3 axes
Operating temperature with SSD 0 to 55°C
Operating temperature with HDD 0 to 50°C
Storage temperature -20 to 70°C
Relative humidity , non-condensing 5 to 95%

6 Introduction
Certification
Electromagnetic compatibility:
XEMC/EMI: CE, FCC Class A
XCE Compliance EN 61326-1
The PXIe-3985 meets the essential requirements of applicable
European Directives.
Power Requirements
NOTE:
NOTE:
Environmental & Shock and Vibration values are only guaran-
teed with use of an ADLINK-provided SSD/HDD
Voltage Rail 5V standby 3.3V 5V 12V
Maximum power
consumption 0.13A 3.0A 3.9A 5.3A
Typical power
consumption 0.13A 3.0A 2.1A 1.6A

Introduction 7
PXIe-3985
1.3 I/O and Indicators
1.3.1 Front Panel
Figure 1-2: PXIe-3985 Front Panel
Table 1-1: Front Panel Legend
APXI Trigger Connector
(SMB jack) F4X Type-A USB 2.0 connectors
B 2X DisplayPort Connectors G 2X Gigabit Ethernet
CGPIB Connector
(Micro D-Sub 25P) H 2X USB 3.0
D Reset Button I1X COM port (D-sub9
serial)
E LED indicators
A
C
G
B
D
F
H
E
I

8 Introduction
PXI Trigger Connector
Figure 1-3: PXI Trigger SMB Jack
The PXI trigger connector is a SMB jack, used to route external
trigger signals to or from the PXI backplane. Trigger signals are
TTL-compatible and edge sensitive. The PXIe-3985 provides four
trigger routing modes from/to the PXI trigger connector to synchro-
nize PXI modules, including
XFrom a selected trigger bus line to PXI trigger connector
XFrom the PXI trigger connector to a selected trigger bus line
XFrom software trigger to a selected trigger bus line
XFrom software trigger to PXI trigger connector
All trigger modes are programmable by the provided driver. Please
refer to Section A: PXI Trigger I/O Function Reference for further
information.
DisplayPort Connectors
Provide monitor connection, with, if connecting to VGA/DVI/HDMI
monitors, installation of requisite adapters required. Dual display
function is also supported.
Trigger
Ground