ii
•
Table of Contents
4.9 FIFO Control Register...................................................22
4.10 Acquisition Enable Register.........................................22
4.11 Clock Source Register..................................................23
4.12 High Level Programming..............................................24
4.13 Low Level Programming...............................................24
Chapter 5 Operation Theorem............................25
5.1 A/D Conversion Procedure ...........................................25
5.2 A/D Signal Source Control............................................26
5.3 A/D Trigger Source Control ..........................................27
5.3.1 Trigger Sources.........................................................................27
5.3.2 Simultaneous Trigger for Multiple Cards ...........................28
5.3.3 Trigger Modes............................................................................29
5.4 A/D Clock Source Control.............................................31
5.4.1 A/D Clock Sources....................................................................31
5.4.2 Internal Pacer Clock.................................................................31
5.4.3 External Pacer Clock................................................................31
5.4.4 Multiple Cards Operation........................................................32
5.5 A/D Data Transfer .........................................................33
5.5.1 AD Data Transfer.......................................................................33
5.5.2 Simultaneous Sampling of 4 AD Channels ........................33
5.5.3 Total Data Throughput.............................................................34
5.5.4 Maximum Acquiring Data Length .........................................34
5.5.5 Bus-mastering Data Transfer.................................................34
5.5.6 Host Memory Operation..........................................................35
5.5.7 Summary.....................................................................................36
5.6 AD Data Format............................................................36
Chapter 6 C/C++ Library.......................................38
5.1 Libraries Installation....................................................38
5.2 Programming Guide......................................................39
5.2.1 Naming Convention..................................................................39
5.2.2 Data Types..................................................................................39
6.3 _9812_Initial..................................................................40
6.4 _9812_Close .................................................................41
6.5 _9812_AD_DMA_Start...................................................41
6.6 _9812_AD_DMA_Status................................................43
6.7 _9812_AD_DMA_Stop...................................................44
6.8 _9812_Set_Clk_Src .......................................................44
6.9 _9812_Set_Clk_Rate .....................................................45
6.10 _9812_Set_Trig .............................................................46
6.11 W_9812_Alloc_DMA_Mem ............................................48
6.12 W_9812_Free_DMA_Mem .............................................50