ADLINK Technology PXI-2020 User manual

Advance Technologies; Automate the World.
Manual Rev. 2.01
Revision Date: October 4, 2010
Part No: 50-17032-2010
PXI-2020/2022
8/16-CH 16-Bit 250 KS/s
Simultaneous Sampling Card
User’s Manual

Copyright 2010 ADLINK TECHNOLOGY INC.
All Rights Reserved.
The information in this document is subject to change without prior
notice in order to improve reliability, design, and function and does
not represent a commitment on the part of the manufacturer.
In no event will the manufacturer be liable for direct, indirect, spe-
cial, incidental, or consequential damages arising out of the use or
inability to use the product or documentation, even if advised of
the possibility of such damages.
This document contains proprietary information protected by copy-
right. All rights are reserved. No part of this manual may be repro-
duced by any mechanical, electronic, or other means in any form
without prior written permission of the manufacturer.
Trademarks
NuDAQ, NuIPC, DAQBench are registered trademarks of ADLINK
TECHNOLOGY INC.
Product names mentioned herein are used for identification pur-
poses only and may be trademarks and/or registered trademarks
of their respective companies.

Getting Service from ADLINK
Contact us should you require any service or assistance.
ADLINK Technology, Inc.
Address: 9F, No.166 Jian Yi Road, Chungho City,
Taipei County 235, Taiwan
؀קᗼխࡉؑ৬ԫሁ 166 ᇆ9ᑔ
Tel: [phone]
Fax: [phone]
Email: [email protected]
Ampro ADLINK Technology, Inc.
Address: 5215 Hellyer Avenue, #110, San Jose, CA 95138, USA
Tel: [phone]
Toll Free: [phone] (USA only)
Fax: [phone]
Email: [email protected]
ADLINK Technology (China) Co., Ltd.
Address: Ϟ⍋Ꮦ⌺ϰᮄᓴ∳催⾥ᡔು㢇᯹䏃 300 ো(201203)
300 Fang Chun Rd., Zhangjiang Hi-Tech Park,
Pudong New Area, Shanghai, 201203 China
Tel: [phone]
Fax: [phone]
Email: [email protected]
ADLINK Technology Beijing
Address: ࣫ҀᏖ⍋⎔Ϟഄϰ䏃 1োⲜ߯ࡼ࡯໻ Eᑻ801 ᅸ(100085)
Rm. 801, Power Creative E, No. 1, B/D
Shang Di East Rd., Beijing, 100085 China
Tel: [phone]
Fax: [phone]
Email: [email protected]
ADLINK Technology Shenzhen
Address: ⏅ഇᏖቅ⾥ᡔು催ᮄϗ䘧᭄ᄫᡔᴃು
A1 󰶀2ὐC(518057)
2F, C Block, Bldg. A1, Cyber-Tech Zone, Gao Xin Ave. Sec. 7,
High-Tech Industrial Park S., Shenzhen, 518054 China
Tel: [phone]
Fax: [phone]
Email: [email protected]

ADLINK Technology (Europe) GmbH
Address: Nord Carree 3, 40477 Duesseldorf, Germany
Tel: [phone]
Fax: [phone]
Email: [email protected]
ADLINK Technology, Inc. (French Liaison Office)
Address: 15 rue Emile Baudot, 91300 Massy CEDEX, France
Tel: [phone]
Fax: [phone]
Email: [email protected]
ADLINK Technology Japan Corporation
Address: 151-0072 ᧲ㇺ⼱඙ᐈ䊱⼱㩷
1-1-2 ᦺᣣ↢๮ᐈ䊱⼱䊎䊦 8F
Asahiseimei Hatagaya Bldg. 8F
1-1-2 Hatagaya, Shibuya-ku, Tokyo 151-0072, Japan
Tel: [phone]
Fax: [phone]
Email: [email protected]
ADLINK Technology, Inc. (Korean Liaison Office)
Address: 昢殾柢 昢爎割 昢爎壟 1506-25 穢壊 B/D 2 猻
2F, Hando B/D, 1506-25, Seocho-Dong, Seocho-Gu,
Seoul 137-070, Korea
Tel: [phone]
Fax: [phone]
Email: [email protected]
ADLINK Technology Singapore Pte. Ltd.
Address: 84 Genting Lane #07-02A, Cityneon Design Centre,
Singapore 349584
Tel: [phone]
Fax: [phone]
Email: [e-mail]
ADLINK Technology Singapore Pte. Ltd. (Indian Liaison Office)
Address: No. 1357, "Anupama", Sri Aurobindo Marg, 9th Cross,
JP Nagar Phase I, Bangalore - 560078, India
Tel: [phone]
Fax: [phone]
Email: [e-mail]

Table of Contents i
Table of Contents
Table of Contents..................................................................... i
List of Tables.......................................................................... iii
List of Figures........................................................................ iv
1 Introduction ........................................................................ 1
1.1 Features............................................................................... 2
1.2 Applications ......................................................................... 3
1.3 Specifications....................................................................... 3
1.4 Performance ........................................................................ 8
2 Getting Started ................................................................... 9
2.1 Installation Environment ...................................................... 9
2.2 Package Contents ............................................................. 10
2.3 Mechanical Drawing and I/O Connectors .......................... 11
2.4 Installing the module.......................................................... 14
2.5 Software Support ............................................................... 15
Programming Library .................................................... 15
2.6 PCI Configuration .............................................................. 16
3 Signal Connections.......................................................... 17
3.1 Connectors Pin Assignment .............................................. 17
3.2 Analog Input Signal Connection ........................................ 20
Types of Signal Sources ............................................... 20
Input Connect Configurations - Differential Input Mode 21
4 Function Block and Operation Theory........................... 23
4.1 Overall Function Block Diagram ........................................ 23
4.2 Basic AI Acquisition ........................................................... 24
Analog Input Path ......................................................... 24
Basic Acquisition Timing ............................................... 24
AI Data Format ............................................................. 26
4.3 ADC Sampling Rate and TIMEBASE Control.................... 28
Internal Oscillator .......................................................... 28
External Clock through Front Panel .............................. 28
External Clock from PXI Interfaces ............................... 29
Sampling Rate Control .................................................. 30

ii Table of Contents
Timebase Exporting ...................................................... 30
4.4 Trigger Sources ................................................................. 31
Software Trigger ........................................................... 31
External Digital Trigger ................................................. 31
PXI Star Trigger ............................................................ 32
PXI Trigger Bus ............................................................ 32
Trigger Signal Exporting ............................................... 33
4.5 User-controllable Timing Signals ....................................... 34
DAQ timing signals ....................................................... 35
Auxiliary Function Inputs (AFI) ...................................... 36
4.6 Trigger Modes.................................................................... 37
Post-trigger Acquisition ................................................. 37
Pre-trigger Acquisition .................................................. 37
Middle-trigger Acquisition ............................................. 38
Delay-trigger Acquisition ............................................... 39
4.7 Synchronizing Multiple Modules ........................................ 40
SSI_TIMEBASE ............................................................ 41
4.8 General Purpose Timer/Counter Operation ....................... 43
Timer/Counter Functions Basics ................................... 43
General Purpose Timer/Counter Modes ....................... 44
5 Calibration......................................................................... 49
5.1 Loading Calibration Constants........................................... 49
5.2 Auto-calibration .................................................................. 50
5.3 Saving Calibration Constants............................................. 50
Important Safety Instructions............................................... 51

List of Tables iii
List of Tables
Table 1-1: Basic Specifications .................................................. 3
Table 1-2: Triggers .................................................................... 4
Table 1-3: Digital I/O .................................................................. 5
Table 1-4: General Purpose Timer/Counter .............................. 5
Table 1-5: Timebase System ..................................................... 6
Table 1-6: Auto Calibration ........................................................ 6
Table 1-7: General ..................................................................... 7
Table 1-8: Power Requirements ................................................ 7
Table 1-9: Performance ............................................................. 8
Table 2-1: SMB Connector ...................................................... 12
Table 2-2: TRG IO, as an Input Port ........................................ 12
Table 2-3: TRG IO, as an Output Port ..................................... 13
Table 2-4: CLK IN .................................................................... 13
Table 2-5: CLK OUT0/OUT1, as an Output Port ..................... 13
Table 3-1: PXI-2020/2022 68-pin VHDCI-type Pin Assignment 17
Table 3-2: 68-pin VHDCI-type Connector Legend ................... 18
Table 4-1: Basic Counters ....................................................... 25
Table 4-2: Bipolar Analog Input Range and Output Digital Code 27
Table 4-3: Summary of User-controllable Timing Signals and Corre-
sponding Functionalities ......................................... 35
Table 4-4: SSI Timing .............................................................. 40

iv List of Figures
List of Figures
Figure 2-1: PXI-2020/2022 PCB Layout..................................... 11
Figure 3-1: Ground-referenced Source and Differential Input.... 21
Figure 3-2: Floating Source and Differential Input ..................... 22
Figure 4-1: PXI-2022 Functional Block Diagram........................ 23
Figure 4-2: PXI-2020/2022 Analog Input Path ........................... 24
Figure 4-3: Basic Acquisition Timing of PXI-2020/2022............. 26
Figure 4-4: PXI-2022 Timebase Source and Architecture. ........ 28
Figure 4-5: Configuring Different Sampling Rate of PXI-2022. .. 30
Figure 4-6: PXI-2020/2022 Trigger Sources .............................. 31
Figure 4-7: External Digital Trigger Polarity and Pulse Width Re-
quirement................................................................. 32
Figure 4-8: TRG IO Output Signal Timing.................................. 33
Figure 4-9: DAQ Signal Routing................................................. 34
Figure 4-10: Post-trigger Acquisition............................................ 37
Figure 4-11: Pre-trigger Mode Operation ..................................... 37
Figure 4-12: Pre-trigger Mode Operation ..................................... 38
Figure 4-13: Middle-trigger Mode Operation ................................ 38
Figure 4-14: Delay-trigger Mode Operation ................................. 39
Figure 4-15: SSI Mode Operation ................................................ 41
Figure 4-16: Mode 1 Operation.................................................... 44
Figure 4-17: Mode 2 Operation.................................................... 45
Figure 4-18: Mode 3 Operation.................................................... 45
Figure 4-19: Mode 4 Operation.................................................... 46
Figure 4-20: Mode 5 Operation.................................................... 46
Figure 4-21: Mode 6 Operation.................................................... 47
Figure 4-22: Mode 7 Operation.................................................... 47
Figure 4-23: Mode 8 Operation.................................................... 48

Introduction 1
1 Introduction
ADLINK's PXI-2020/2022 are simultaneous-sampling multi-func-
tion DAQ cards to meet a wide range of application requirements
for PXI systems. The devices can simultaneously sample 8/16 AI
channels with differential input configurations in order to achieve
maximum noise elimination. If more analog input channels are
required, multiple cards can be synchronized through the PXI Trig-
ger bus. The PXI-2020/2022 feature digital triggering, 4-CH pro-
grammable digital I/O lines, and 2-CH 32-bit general-purpose
timer/counter. The auto-calibration functions adjust the gain and
offset to be within specified accuracies such that you do not have
to adjust trim pots to calibrate the cards.
Flexible Triggering
The PXI-2020/2022 feature flexible triggering options such as a
software trigger, external digital trigger and triggers from the PXI
Star trigger and trigger bus. These versatile trigger sources allow
you to configure the PXI-2020/2022 to fit your application needs.
Post-trigger, delay-trigger, pre-trigger and middle-trigger modes
are also available to acquire data around the trigger event. The
PXI-2020/2022 also feature repeated trigger acquisition, so you
can acquire data in multiple segments with successive trigger
events at extremely short rearming intervals.
Multiple-Module Synchronization
The versatile trigger options provided by the PXI backplane allow
the PXI-2020/2022 to achieve multi-module synchronization in a
simplified way. Utilizing the PXI Trigger bus, the PXI-2020/2022
can output trigger signals and the timebase to the PXI trigger bus
when configured as a master, or receive trigger signals and the
timebase from the PXI trigger bus when configured as a slave.
Moreover, when the PXI-2020/2022 are plugged into a peripheral
slot of a PXI system, they can also receive triggers or the time-
base from the PXI Star trigger controller slot. The precision 10
MHz clock that comes from the PXI backplane can also be used
as one of the timebase sources. Combining these PXI trigger fea-
tures with the interface of the PXI-2020/2022 makes it very easy to
synchronize multiple modules.

2Introduction
Calibration
The PXI-2020/2022 includes a precision on-board reference with
very low temperature drift. This feature not only provides a stable
calibration source for auto-calibration but also maintains stable
acquisition accuracy over a wide temperature range. The auto-
mated calibration process can be done through software without
need for any manually adjustments. Once the calibration process
has completed, the calibration information will be stored in the on-
board EEPROM so that the values can be loaded and used as
needed by the board.
1.1 Features
The PXI-2020/2022 Simultaneous Data Acquisition Card provides
the following advanced features:
Supports 3.3V and 5V PCI signal
PXI specification Rev 2.2 compliant
8/16-CH differential analog inputs
Bipolar analog input
Programmable gains of x1, x4
Scatter gather DMA transfer for AI continuously data acqui-
sition
4-CH TTL digital input/output
2-CH 32-bit general purpose timer/counters
Digital triggering
Fully auto calibration
Multiple cards synchronization through PXI trigger bus
Onboard 16 K sample memory for data storage