Altera Max10 fpga User manual

Board Update Portal based on NIOS II

Processor Using the MAX 10 FPGA

Development Kit

STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other

countries. All other words and logos identified as trademarks orservice marks are the property of their respective holders as described at

www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance

with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera

assumes noresponsibility or liability arisingout of the application or use of any information, product, or service described herein except as

expressly agreed to in writing by Altera. Altera customers areadvised to obtain the latest version of device specifications before relying on

any published information and before placing orders for products or services.

Revision history

Version

Author

Date

Changes

Reason

1.0

Martin Chen

6/1/2015

Initial release

Table of Contents

Revision history.............................................................................................................................2

Table of Contents..........................................................................................................................3

Overview .......................................................................................................................................4

Theory of Operation......................................................................................................................5

Simple Demo Setup......................................................................................................................6

How to recompile the hardware build ...........................................................................................8

Convert SOF file to POF file .........................................................................................................9

How to recompile the software build...........................................................................................10

Convert NIOS executable file to .flash file..................................................................................11

Program images into On-chip CFM flash and external QSPI flash ...........................................12

Overview

This example design is a web-server based board update portal (BUP) design which contains

a Nios® II processor, a Triple Speed Ethernet media access control (MAC) MegaCore® and a

DDR3 MegaCore®. It allows you to remotely update a FPGA system over Ethernet, for an

example, it can be used to update the firmware of an embedded FPGA system. The design is

based on Ethernet A port on MAX 10 FPGA development kit, please download and install the

BTS installer for more details about BUP design.

The following external parts are needed to demonstrate the design example:

1. MAX10 10M50DA FPGA Development kit

2. Mini-USB cable for programming MAX 10 device

3. Quartus v15.0 or later

Recompile the design example

Recompile the software build

Use NIOS command shell to download SOF and ELF file and get IP address info

Quartus v15.0.0/145 or later is required for this design example. Please refer to the

Altera Download Center for information on updates

4. IMPORTANT: only use the 12V, 2A AC adapter that came with this kit. Do not use

other power supplies from other Altera kits



Figure 1: Max10 FPGA Development Kit

Theory of Operation

Nios® II Core

AVMM

Master

UART

AVMM

Master

QSPI Flash DDR3 SDRAM On-Chip Memory

(Optional)

Ethernet Core SGDMA TX SGDMA RX

On-Chip

Description Memory

Figure 2: BUP design example block diagram

The Nios® II processor is used to implement a web server in MAX 10 FPGA device. Please

see application note AN429: Remote Configuration Over Ethernet with the Nios® II Processor

(PDF) to learn more about remote update. Also, more information about Embedded Peripheral

IP can be found at IP Peripheral User Guide.

Simple Demo Setup

1. Connect the power cord to the power plug of the kit

2. Connect a mini USB from your PC/laptop to the J12 USB connector (labeled as USB 1 on

the silkscreen) on the top left of the kit

3. Connect Ethernet cable to Ethernet port A (the bottom one)

Figure 3: BUP test platform

4. Open NIOS command shell and change to project root directory

5. Type “nios2-configure-sof --cable 1 --device 1 master_image/m10_rgmii.sof;sleep

5;nios2-download -g –r software_examples/factory_image/web_server.elf;nios2-

terminal;”

6. Check whether it gets corresponding IP address as expected

Figure 4: Link establishment and IP address acquirement

How to recompile the hardware build

Please follow the steps on the Design Store web page to extract and install the m10_rgmii

platform file. The following steps describe how to setup a project in Quartus II software in order

to configure the MAX10 FPGA device with the m10_rgmii (BUP) demo design.

1. Launch Quartus II software and open the project top.qpf using File->Open Project

2. Compile the project by clicking the button

3. Launch the Quartus II programmer from the Tools menu or alternatively by clicking the

button

4. Download the .sof file output_files/top.sof and program the device using the programmer

as previously described

Figure 5: Link establishment and IP address acquirement

Convert SOF file to POF file

Please follow the steps on how to convert SOF file to POF file for MAX 10 FPGA internal

configuration solution. For dual configuration feature, please turn to the "Selecting the Internal

Configuration Scheme" section of the User Guide for more details.

1. Launch Quartus II software and open the Convert Programming File tool

2. Select Internal Configuration mode

3. Add Sof Page

4. Add file

5. Generate POF file for output_files/top.sof

Figure 6: Link establishment and IP address acquirement

How to recompile the software build

Please follow the steps on how to recompile the software build under different conditions.

1. Compile the software build without any modifications

a) Open NIOS command shell (v15.0.0/145 or later) and change to the directory: <BUP

Root Directory> \software_examples\app

b) Type in the command “./create-this-app”

c) The compilation will take you a few minutes (it depends on your PC performance), and

generate an output file named web_server.elf

2. Recompile the software build with some modifications of BSP file

a) Open NIOS command shell (v15.0.0/145 or later) and change to the BSP directory:

<BUP Root Directory> \software_examples\bsp

b) Type in the command “make”

c) Change to the directory <BUP Root Directory> \software_examples\app after BSP

recompilation

d) Type in the command “make”

e) The compilation will take you a few minutes (it depends on your PC performance), and

generate an output file named web_server.elf

3. Recompile the software build with some modifications of APP files

a) Open NIOS command shell (v15.0.0/145 or later) and change to the directory <BUP

Root Directory> \software_examples\app

b) Type in the command “make”

c) The compilation will take you a few minutes (it depends on your PC performance), and

generate an output file named web_server.elf

Table of contents

Other Altera Microcontroller manuals

Altera

Altera Cyclone III User manual

Altera

Altera Arria 10 GX User manual

Altera

Altera DSP Development Kit User manual

Altera

Altera Cyclone III User manual

Altera

Altera Stratix III Application guide

Altera

Altera CPLD User manual

Altera

Altera Cyclone V User manual

Altera

Altera Stratix IV GT Edition User manual

Altera

Altera Arria V GX FPGA User manual

Altera

Altera Stratix IV GX User manual

Altera

Altera MAX 10 series User manual

Altera

Altera Stratix V GT User manual

Altera

Altera Stratix III User manual

Altera

Altera Stratix III Instruction Manual

Altera

Altera Arria 10 FPGA User manual

Altera

Altera Cyclone V GX Starter Kit User manual

Altera

Altera Stratix V GX FPGA User manual

Altera

Altera Stratix V GX Edition User manual

Altera

Altera DE1-SoC User manual

Altera

Altera Excalibur APEX 20K200E User manual

Altera

Altera DE5-NET User manual

Altera

Altera MAX 10 series User manual

Altera

Altera Stratix V GX Edition User manual

Altera

Altera Nios II User manual

Popular Microcontroller manuals by other brands

Microsemi

Microsemi IGLOO nano Starter Kit user guide

GOWIN

GOWIN DK START GW1NSR-LV4CQN48PC7I6 V 1.1 user guide

HETRONIC

HETRONIC ERGO-S Service manual

Laird

Laird BL654PA user guide

Novatek

Novatek NT6861 manual

Lantronix

Lantronix Intrinsyc Open-Q 865XR SOM user guide

Nuvoton

Nuvoton ISD61S00 ChipCorder Design guide

STMicrolectronics

STMicrolectronics ST7 Assembler Linker user manual

Texas Instruments

Texas Instruments Chipcon CC2420DK user manual

NEC

NEC 78GK0S/K 1+ Series Application note

Mikroe

Mikroe SEMITECH N-PLC Click Application note

Intel

Intel Agilex user guide

DIGITAL-LOGIC

DIGITAL-LOGIC MICROSPACE manual

Texas Instruments

Texas Instruments TMS320F2837 D Series Workshop Guide and Lab Manual

CYPRES

CYPRES CY14NVSRAMKIT-001 user guide

Espressif Systems

Espressif Systems ESP8266EX Programming guide

Abov

Abov AC33M8128L user manual

Silicon Laboratories

Silicon Laboratories C8051F800 user guide

Altera Max10 FPGA User manual

Popular Microcontroller manuals by other brands