Caen V2718 Technical document

Technical
Information
Manual
MOD. V2718 •VX2718
July 03rd, 2018
Revision n. 11
VME –PCI
OPTICAL LINK BRIDGE
MANUAL REV. 11
NPO:
00106/03:V2718.MUTx/11

CAEN S.p.A.
Via Vetraia, 11 55049 Viareggio (LU) - ITALY
Tel. [phone] Fax [phone]
[email protected]
www.caen.it
© CAEN SpA –2018
Disclaimer
No part of this manual may be reproduced in any form or by any means, electronic, mechanical,
recording, or otherwise, without the prior written permission of CAEN SpA.
The information contained herein has been carefully checked and is believed to be accurate; however,
no responsibility is assumed for inaccuracies. CAEN SpA reserves the right to modify its products
specifications without giving any notice; for up to date information please visit www.caen.it.
MADE IN ITALY: We remark that all our boards have been designed and assembled in Italy. In a
challenging environment where a competitive edge is often obtained at the cost of lower wages and
declining working conditions, we proudly acknowledge that all those who participated in the production
and distribution process of our devices were reasonably paid and worked in a safe environment (this
is true for the boards marked "MADE IN ITALY", while we cannot guarantee for third-party
manufactures).

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
3
TABLE OF CONTENTS
1. GENERAL DESCRIPTION ...........................................................................................................................8
1.1. OVERVIEW ...............................................................................................................................................8
1.2. BLOCK DIAGRAM....................................................................................................................................10
1.3. CONET LAYOUT ...................................................................................................................................11
2. VME INTERFACE .......................................................................................................................................12
2.1. VME BUS REQUESTER ...........................................................................................................................12
2.1.1. Fair and Demand Request modes ..................................................................................................13
2.1.2. VME bus Release ..........................................................................................................................13
2.2. ADDRESSING CAPABILITIES ....................................................................................................................13
2.3. DATA TRANSFER CAPABILITIES ..............................................................................................................14
2.4. INTERRUPT CAPABILITIES.......................................................................................................................14
2.5. CYCLE TERMINATIONS ...........................................................................................................................15
2.6. SLAVE ....................................................................................................................................................16
2.7. LOCATION MONITOR..............................................................................................................................17
2.8. VME BUS FIRST SLOT DETECTOR ..........................................................................................................17
2.9. SYSTEM CONTROLLER FUNCTIONS.........................................................................................................18
2.9.1. System Clock Driver .....................................................................................................................18
2.9.2. Arbitration Module........................................................................................................................18
2.9.2.1. Fixed Priority Arbitration Mode (PRI)................................................................................18
2.9.2.2. Round Robin Arbitration Mode (RRS) .................................................................................18
2.10. BUS TIMER.............................................................................................................................................18
2.11. IACK DAISY CHAIN DRIVER..................................................................................................................19
2.12. VME64X CYCLES NOT YET IMPLEMENTED............................................................................................19
2.13. INTERNAL REGISTERS.............................................................................................................................20
2.13.1. Status register ................................................................................................................................21
2.13.2. Control register..............................................................................................................................22
2.13.3. Firmware Revision register............................................................................................................22
2.13.4. Firmware Download register.........................................................................................................23
2.13.5. Flash Enable register .....................................................................................................................23
2.13.6. IRQ Status register.........................................................................................................................23
2.13.7. IRQ Mask register .........................................................................................................................23
2.13.8. Input register..................................................................................................................................24
2.13.9. Output set register..........................................................................................................................24
2.13.10. Output clear register ......................................................................................................................25
2.13.11. Input Multiplexer Set register........................................................................................................26
2.13.12. Input Multiplexer Clear register ....................................................................................................27
2.13.13. Output Multiplexer Set register .....................................................................................................28
2.13.14. Output Multiplexer Clear register..................................................................................................29
2.13.15. LED Polarity set register ...............................................................................................................29
2.13.16. LED polarity clear register ............................................................................................................30
2.13.17. Pulser A 0 register .........................................................................................................................30
2.13.18. Pulser A 1 register .........................................................................................................................30
2.13.19. Pulser B 0 register..........................................................................................................................31
2.13.20. Pulser B 1 register..........................................................................................................................31
2.13.21. Scaler 0 register.............................................................................................................................31
2.13.22. Scaler 1 register.............................................................................................................................32
2.13.23. Display Address Low register .......................................................................................................32
2.13.24. Display Address High register.......................................................................................................32
2.13.25. Display Data Low register.............................................................................................................32

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
4
2.13.26. Display Data High register ............................................................................................................33
2.13.27. Display Control Left register.........................................................................................................33
2.13.28. Display Control Right register.......................................................................................................33
2.13.29. Location Monitor Address Low register........................................................................................34
2.13.30. Location Monitor Address High register.......................................................................................34
2.13.31. Location Monitor Control register.................................................................................................34
2.13.32. BA Rotary Switches Status register...............................................................................................34
3. TECHNICAL SPECIFICATIONS................................................................................................................35
3.1. PACKAGING............................................................................................................................................35
3.2. POWER REQUIREMENTS..........................................................................................................................35
3.3. FRONT PANEL.........................................................................................................................................36
3.4. V2718 AND A2818/A3818 EXTERNAL COMPONENTS.............................................................................37
3.4.1. V2718 connectors..........................................................................................................................37
3.4.2. V2718 buttons ...............................................................................................................................37
3.4.3. A2818 connectors..........................................................................................................................37
3.4.4. A3818 connectors..........................................................................................................................37
3.5. V2718 INTERNAL HARDWARE COMPONENTS..........................................................................................38
3.5.1. Switches.........................................................................................................................................38
3.5.2. Internal jumpers.............................................................................................................................40
3.6. PROGRAMMABLE INPUT/OUTPUT...........................................................................................................41
3.6.1. Timer & Pulse Generator...............................................................................................................41
3.6.2. Scaler.............................................................................................................................................42
3.6.3. Coincidence...................................................................................................................................42
3.6.4. Input/Output Register ....................................................................................................................42
3.7. I/O INTERNAL CONNECTIONS..................................................................................................................43
3.8. VME DATAWAY DISPLAY......................................................................................................................44
3.9. FIRMWARE UPGRADE..............................................................................................................................46
3.10. V2718 TECHNICAL SPECIFICATIONS TABLE ............................................................................................49
4. SOFTWARE OVERVIEW ...........................................................................................................................50
4.1. SOFTWARE USER INTERFACE .................................................................................................................50
4.1.1. Software User Interface: Installation .............................................................................................50
4.1.2. Hardware Installation ....................................................................................................................51
4.1.3. CAENVME Demo: The Main Menu.............................................................................................52
4.1.4. Software User Interface: I/O Setting Menu –VME Settings.........................................................53
4.1.5. Software User Interface: I/O Setting Menu –Pulser .....................................................................53
4.1.6. Software User Interface: I/O Setting Menu –Scaler .....................................................................54
4.1.7. Software User Interface: I/O Setting Menu –Location Monitor...................................................54
4.1.8. Software User Interface: I/O Setting Menu –Input.......................................................................55
4.1.9. Software User Interface: I/O Setting Menu –Output ....................................................................55
4.1.10. Software User Interface: I/O Setting Menu –Display...................................................................55
4.1.11. Software User Interface: I/O Setting Menu –About .....................................................................56
4.2. CAENVMELIB INTRODUCTION.............................................................................................................56
4.3. CAENVMELIB 1.X DESCRIPTION ..........................................................................................................56
4.3.1. CAENVME_SWRelease...............................................................................................................56
4.3.2. CAENVME_Init............................................................................................................................57
4.3.3. CAENVME_BoardFWRelease .....................................................................................................57
4.3.4. CAENVME_End...........................................................................................................................57
4.3.5. CAENVME_ReadCycle................................................................................................................58
4.3.6. CAENVME_MultiRead ................................................................................................................58
4.3.7. CAENVME_RMWCycle ..............................................................................................................59
4.3.8. CAENVME_WriteCycle...............................................................................................................59
4.3.9. CAENVME_MultiWrite ...............................................................................................................60

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
5
4.3.10. CAENVME_BLTReadCycle ........................................................................................................60
4.3.11. CAENVME_MBLTReadCycle.....................................................................................................61
4.3.12. CAENVME_BLTWriteCycle........................................................................................................61
4.3.13. CAENVME_MBLTWriteCycle....................................................................................................62
4.3.14. CAENVME_ADOCycle ...............................................................................................................62
4.3.15. CAENVME_ADOHCycle.............................................................................................................62
4.3.16. CAENVME_SetPulserConf ..........................................................................................................63
4.3.17. CAENVME_SetScalerConf ..........................................................................................................64
4.3.18. CAENVME_SetOutputConf .........................................................................................................65
4.3.19. CAENVME_SetInputConf............................................................................................................65
4.3.20. CAENVME_GetPulserConf..........................................................................................................66
4.3.21. CAENVME_GetScalerConf..........................................................................................................66
4.3.22. CAENVME_SetOutputConf .........................................................................................................67
4.3.23. CAENVME_ReadRegister............................................................................................................67
4.3.24. CAENVME_SetOutputRegister....................................................................................................67
4.3.25. CAENVME_ClearOutputRegister.................................................................................................68
4.3.26. CAENVME_PulseOutputRegister.................................................................................................68
4.3.27. CAENVME_ReadDisplay.............................................................................................................68
4.3.28. CAENVME_SetArbiterType.........................................................................................................69
4.3.29. CAENVME_SetRequesterType ....................................................................................................69
4.3.30. CAENVME_SetReleaseType........................................................................................................69
4.3.31. CAENVME_SetBusReqLevel.......................................................................................................70
4.3.32. CAENVME_SetTimeout...............................................................................................................70
4.3.33. CAENVME_SetFIFOMode ..........................................................................................................70
4.3.34. CAENVME_GetArbiterType........................................................................................................71
4.3.35. CAENVME_GetRequesterType....................................................................................................71
4.3.36. CAENVME_GetReleaseType.......................................................................................................71
4.3.37. CAENVME_GetBusReqLevel......................................................................................................72
4.3.38. CAENVME_GetTimeout ..............................................................................................................72
4.3.39. CAENVME_GetFIFOMode..........................................................................................................72
4.3.40. CAENVME_SystemReset.............................................................................................................73
4.3.41. CAENVME_ResetScalerCount.....................................................................................................73
4.3.42. CAENVME_EnableScalerGate.....................................................................................................73
4.3.43. CAENVME_DisableScalerGate....................................................................................................74
4.3.44. CAENVME_StartPulser................................................................................................................74
4.3.45. CAENVME_StopPulser ................................................................................................................74
4.3.46. CAENVME_IACKCycle ..............................................................................................................75
4.3.47. CAENVME_IRQCheck ................................................................................................................75
4.3.48. CAENVME_IRQEnable ...............................................................................................................75
4.3.49. CAENVME_IRQDisable ..............................................................................................................76
4.3.50. CAENVME_IRQWait...................................................................................................................76
4.3.51. CAENVME_ReadFlashPage.........................................................................................................76
4.3.52. CAENVME_WriteFlashPage........................................................................................................77
4.3.53. CAENVME_SetInputConf............................................................................................................77
4.3.54. CAENVME_SetLocationMonitor.................................................................................................77
4.3.55. CAENVME_WriteRegister...........................................................................................................78
5. TECHNICAL SUPPORT..............................................................................................................................79
LIST OF FIGURES
FIG.1: MOD.V2718 BLOCK DIAGRAM ...............................................................................................................10
FIG.2: CONET CABLES LAYOUT........................................................................................................................11
FIG.3: INTERNAL ARBITRATION FOR VMEBUS REQUESTS................................................................................12

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
6
FIG.4: V2718 SLAVE OPERATION.......................................................................................................................16
FIG.5: THE LOCATION MONITOR .......................................................................................................................17
FIG.6: STATUS REGISTER...................................................................................................................................21
FIG.7: CONTROL REGISTER................................................................................................................................22
FIG.8: FIRMWARE REVISION REGISTER .............................................................................................................22
FIG.9: IRQ STATUS REGISTER............................................................................................................................23
FIG.10: IRQ MASK REGISTER ............................................................................................................................23
FIG.11: INPUT REGISTER....................................................................................................................................24
FIG.12: OUTPUT SET REGISTER..........................................................................................................................24
FIG.13: OUTPUT SET REGISTER..........................................................................................................................25
FIG.14: INPUT MULTIPLEXER REGISTER ............................................................................................................26
FIG.15: INPUT MULTIPLEXER REGISTER ............................................................................................................27
FIG.16:OUTPUT MULTIPLEXER SET REGISTER ..................................................................................................28
FIG.17: OUTPUT MULTIPLEXER SET REGISTER ..................................................................................................29
FIG.18: LED POLARITY SET REGISTER...............................................................................................................29
FIG.19: LED POLARITY CLEAR REGISTER ..........................................................................................................30
FIG.20: PULSER A0REGISTER...........................................................................................................................30
FIG.21: PULSER A1REGISTER...........................................................................................................................30
FIG.22: PULSER B0REGISTER ...........................................................................................................................31
FIG.23: PULSER B1REGISTER ...........................................................................................................................31
FIG.24: SCALER 0REGISTER ..............................................................................................................................31
FIG.25: SCALER 1REGISTER ..............................................................................................................................32
FIG.26: DISPLAY ADDRESS LOW REGISTER .......................................................................................................32
FIG.27: DISPLAY ADDRESS HIGH REGISTER.......................................................................................................32
FIG.28: DISPLAY ADDRESS LOW REGISTER .......................................................................................................32
FIG.29: DISPLAY DATA HIGH REGISTER ............................................................................................................33
FIG.30: DISPLAY CONTROL LEFT REGISTER ......................................................................................................33
FIG.31: DISPLAY CONTROL LEFT REGISTER ......................................................................................................33
FIG.32: LOCATION MONITOR ADDRESS LOW REGISTER ....................................................................................34
FIG.33: LOCATION MONITOR ADDRESS LOW REGISTER ....................................................................................34
FIG.34: LOCATION MONITOR CONTROL REGISTER.............................................................................................34
FIG.35: BA ROTARY SWITCHES STATUS REGISTER ...........................................................................................34
FIG.36: MOD.V2718 AND A2818/A3818 FRONT PANELS..................................................................................36
FIG.37: PROG_3 SWITCH SETTING....................................................................................................................39
FIG.38: COMPONENT LOCATION........................................................................................................................40
FIG.39: INPUT/OUTPUT CONNECTIONS SCHEME.................................................................................................43
FIG.40: DATAWAY DISPLAY LAYOUT................................................................................................................44
FIG.41: CAENUPGRADER’S “GET FW RELEASE”VIEW....................................................................................46
FIG.42: CAENUPGRADER’S “UPGRADE FIRMWARE”VIEW...............................................................................47
FIG.43: VME INDEX IN THE CONET NETWORK................................................................................................47
FIG.44: FIRMWARE REVISION ON THE DATAWAY DISPLAY................................................................................48
FIG.45: THE SOFTWARE &DOCUMENTATION PACK CD INTRODUCTION...........................................................50
FIG.46: THE MAIN MENU ..................................................................................................................................52
FIG.47: THE I/O SETTING MENU –VME SETTINGS...........................................................................................53
FIG.48: THE I/O SETTING MENU –PULSER........................................................................................................53
FIG.49: THE I/O SETTING MENU –SCALER .......................................................................................................54
FIG.50:THE I/O SETTING MENU –LOCATION MONITOR...................................................................................54
FIG.51: THE I/O SETTING MENU –INPUT ..........................................................................................................55
FIG.52: THE I/O SETTING MENU –INPUT ..........................................................................................................55
FIG.53: THE I/O SETTING MENU –DISPLAY......................................................................................................55
FIG.54: THE I/O SETTING MENU –DISPLAY......................................................................................................56
LIST OF TABLES

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
7
TABLE 1.1: AVAILABLE ITEMS .............................................................................................................................9
TABLE 1.2: CONET CABLES SPECIFICATIONS ....................................................................................................11
TABLE 2.1: ADDRESS MAP FOR THE MODEL V2718...........................................................................................16
TABLE 2.2: REGISTERS MAP ...............................................................................................................................20
TABLE 3.1: FPGA AVAILABLE FUNCTIONS.........................................................................................................41
TABLE 3.2: MOD.V2718 TECHNICAL SPECIFICATIONS.......................................................................................49
TABLE 4.1: SOURCE SELECTION .........................................................................................................................65

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
8
1.General description
1.1. Overview
The Mod. V2718 is a 1-unit wide 6U VME master module, which can be interfaced to the
CONET (Chainable Optical NETwork) and controlled by a standard PC equipped with the
PCI card CAEN Mod. A2818 or the PCIe card A3818. The A2818 is a 32-bit 33 MHz PCI
card supporting both the CONET1 old version of CAEN optical link communication
portocol and the latest CONET2 one (for details, please refer to the Application Note
“AN2472 - CONET1 to CONET2 migration” freely downloadable on CAEN website at
Home / Document Library). The A3818 is a PCI Express (v1.1 or higher) card that can
plug into both x8 and x16 PCI Express slot and allows the control of up to 4 CONET2
independent networks. A3818 doesn’t support CONET1 protocol.
The communication path uses optical fiber cables as physical transmission line. Up to 8
V2718 VME masters can be controlled by one A2818 PCI controller, while up to 32 ones
can be controlled by one A3818 PCIe controller.
The module is capable of performing all the cycles foreseen by the VME64X
specifications
1
.
Important note: the Mod. VX2718 is the VME64X mechanics version of the module and
requires a VME64X type crate; the Mod. VN2738 is the VNX9 (9 Unit) mechanics version
of the module and requires a VNX9 type crate. In the present manual the “generic” term
“V2718” refers to all versions, except as otherwise specified.
The module can work in a “multimaster” system with the possibility of operating as a
system controller, in this case (which is the default option as the board is inserted in the
slot 1), it works as Bus Arbiter, Sysclock Driver, IACK Daiy Chain Driver, etc.
The module features a LED display which allows to monitor the VME bus activity in
detail. The front panel features 5 TTL/NIM programmable outputs on LEMO 00
connectors (default assignment is: DS, AS, DTACK, BERR signals and the output of a
programmable Location Monitor) and two programmable TTL/NIM inputs (on LEMO 00
connectors).
2
Operation as a Slave module is available for reading the Dataway display and the
Internal Test RAM.
The sustained data transfer rate is up to 70 MByte/s by using CONET1 and up to 80
MByte/s by using CONET2. Thanks to the 128KB memory buffer, the activity on the VME
bus is not slowed down by the transfer rate on the CONET when several V2718’s share
the same network. The firmware updates, documentation and useful software supporting
the use with the most common PC platforms (Windows XP/VISTA/7, Linux), are available
on CAEN website at:
Home / Products / Modular Pulse Processing Electronics / VME / Controller (VME) / V2718.
1
2eVME cycles and 3U boards cycles are not implemented yet.
2
LED display and TTL/NIM I/Os are not available on Mod. V/VX2718LC versions

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
9
Table 1.1: Available items
Code
Description
LED display
TTL/NIM I/Os
Form factor
WK2718LCXAAA
V2718KITLC - VME-PCI Bridge
(V2718) + PCI Optical Link (A2818) +
Optical Fibre 5m duplex (AY2705)
no
no
VME6U
WK2718XAAAAA
V2718KIT - VME-PCI Bridge
(V2718) + PCI Optical Link (A2818) +
Optical Fibre 5m duplex (AY2705)
yes
yes
VME6U
WKX2718LCXAA
VX2718KITLC - VME-PCI Bridge
(VX2718) + PCI Optical Link (A2818)
+ Optical Fibre 5m duplex (AY2705)
no
no
VME64X
WKX2718XAAAA
VX2718KIT - VME-PCI Bridge
(VX2718) + PCI Optical Link (A2818)
+ Optical Fibre 5m duplex (AY2705)
yes
yes
VME64X
WK2718XBAAAA
V2718KITB - VME-PCI Bridge
(V2718) + PCIe Optical Link
(A3818A) + Optical Fibre 5m
duplex (AY2705)
yes
yes
VME6U
WKX2718XBAAA
VX2718KITB - VME-PCI Bridge
(VX2718) + PCIe Optical Link
(A3818A) + Optical Fibre 5m
duplex (AY2705)
yes
yes
VME64X
WV2718LCXAAA
V2718LC - VME-PCI Bridge
no
no
VME6U
WV2718XAAAAA
V2718 - VME-PCI Bridge
yes
yes
VME6U
WVX2718LCXAA
VX2718LC - VME-PCI Bridge
no
no
VME64X
WVX2718XAAAA
VX2718 - VME-PCI Bridge
yes
yes
VME64X
WKN2738XAAAA
VN2738KIT - VN2738 + A2818 Kit +
Optical Fibre 20m
yes
yes
VME9U
WVN2738XAAAA
VN2738 - 9U VME-PCI Bridge
yes
yes
VME9U
WA2818XAAAAA
A2818 - PCI Optical Link
PCI
WA3818AXAAAA
A3818A - PCIe 1 Optical Link
PCIe
WA3818BXAAAA
A3818B - PCIe 2 Optical Link
PCIe
WA3818CXAAAA
A3818C - PCIe 4 Optical Link
PCIe
WAI2703XAAAA
AI2703 - Optical Fibre 30cm. simplex
WAI2705XAAAA
AI2705 - Optical Fibre 5 m. simplex
WAI2720XAAAA
AI2720 - Optical Fibre 20 m. simplex
WAI2730XAAAA
AI2730 - Optical Fibre 30 m. simplex
WAI2740XAAAA
AI2740 - Optical Fibre 40 m. simplex
WAY2705XAAAA
AY2705 - Optical Fibre 5 m. duplex
(Rohs compliant)
WAY2720XAAAA
AY2720 - Optical Fibre 20 m. duplex
WAY2730XAAAA
AY2730 - Optical Fibre 30 m. duplex

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V2718 VME PCI Optical Link Bridge
03/07/2018
11
NPO:
Filename:
Number of pages:
Page:
00106/03:V2718.MUTx/11
V2718_REV11.DOC
79
10
1.2. Block diagram
128K SRAM
BUFFER
VME BUS
V2718
A2719
CONET
INTERF.
FPGA
MASTER
SLAVE
SYSTEM
CONTROLLER
RAM
16x32
VME CYCLE
MONITOR
LOCAL BUS
INTERFACE
I/O
CONTROL
NIM/TTL
I/Os
DATA-WAY
DISPLAY
x5
x2
x88
uC
4Mbit FLASH
(FPGA FIRMWARE +
USER DEFINED)
BOOT
LOAD
STD
BCK
FW
A2818
LOCAL BUS
INTERFACE
PCI BUS
FPGA PLX-9054
PCI
INTERFACE
256K SRAM
BUFFER
4Mbit FLASH
(FPGA FIRMWARE +
USER DEFINED)
STD
BCK
FW uC
BOOT
LOAD
CONET
Optical Fiber
Fig. 1: Mod. V2718 block diagram
The FPGA (Field Programmable Gate Array) is the module’s core; it implements the
CONET communication protocol, the LED display and I/O connectors management on
the front side and the VME Master on the backside.
A 128 kbyte buffer allows to provide a temporary data storage during VME cycles: the
VME data rate is thus decoupled from the PCI rate and may take place at full speed.