
14.2 Trip matrix logic TMAGAPC.............................................................................................. 297
14.2.1 Identification.................................................................................................................... 297
14.2.2 Application ......................................................................................................................297
14.2.3 Setting guidelines............................................................................................................297
14.3 Logic for group alarm ALMCALH...................................................................................... 298
14.3.1 Identification.................................................................................................................... 298
14.3.2 Application.......................................................................................................................298
14.3.3 Setting guidelines............................................................................................................298
14.4 Logic for group alarm WRNCALH..................................................................................... 298
14.4.1 Identification.................................................................................................................... 298
14.4.1.1 Application..................................................................................................................298
14.4.1.2 Setting guidelines.......................................................................................................298
14.5 Logic for group indication INDCALH................................................................................. 299
14.5.1 Identification.................................................................................................................... 299
14.5.1.1 Application..................................................................................................................299
14.5.1.2 Setting guidelines.......................................................................................................299
14.6 Configurable logic blocks.................................................................................................. 299
14.6.1 Application.......................................................................................................................299
14.6.2 Setting guidelines............................................................................................................299
14.6.2.1 Configuration..............................................................................................................300
14.7 Fixed signal function block FXDSIGN............................................................................... 300
14.7.1 Application ......................................................................................................................300
14.8 Boolean 16 to Integer conversion B16I............................................................................. 301
14.8.1 Identification.................................................................................................................... 301
14.8.2 Application.......................................................................................................................302
14.9 Boolean to integer conversion with logical node representation, 16 bit BTIGAPC............302
14.9.1 Identification.................................................................................................................... 303
14.9.2 Application.......................................................................................................................303
14.10 Integer to Boolean 16 conversion IB16............................................................................. 303
14.10.1 Identification.................................................................................................................... 304
14.10.2 Application.......................................................................................................................304
14.11 Integer to boolean conversion with logical node representation, 16 bit ITBGAPC............305
14.11.1 Identification.................................................................................................................... 305
14.11.2 Application.......................................................................................................................305
14.12 Elapsed time integrator with limit transgression and overflow supervision TEIGAPC.......306
14.12.1 Identification.................................................................................................................... 306
14.12.2 Application ......................................................................................................................306
14.12.3 Setting guidelines............................................................................................................306
14.13 Comparator for integer inputs - INTCOMP........................................................................306
14.13.1 Identification.................................................................................................................... 306
14.13.2 Application.......................................................................................................................307
14.13.3 Setting guidelines............................................................................................................307
14.13.4 Setting example...............................................................................................................307
14.14 Comparator for real inputs - REALCOMP......................................................................... 308
14.14.1 Function revision history..................................................................................................308
14.14.2 Identification.................................................................................................................... 308
Table of contents 1MRK506375-UEN Rev. N
10 Railway application RER670
Application manual
© 2017 - 2023 Hitachi Energy. All rights reserved