Motorola MC92603 User manual

MC92603RM
12/2003
Rev. 0
MC92603 Quad
Gigabit Ethernet Transceive
r
Reference Manu
al
Device Supported
:
MC92603V
F

HOW TO REACH US:
USA/EUROPE/LOCATIONS NOT LISTED:
Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1-480-768-2130
[phone]
JAPAN:
Motorola Japan Ltd.
SPS, Technical Information Center
3-20-1, Minami-Azabu Minato-ku
Tokyo 106-8573 Japan
81-3-3440-3569
ASIA/PACIFIC:
Motorola Semiconductors H.K. Ltd.
Silicon Harbour Centre, 2 Dai King Street
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334
TECHNICAL INFORMATION CENTER:
[phone]
HOME PAGE:
www.motorola.com/semiconductors
Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office.
digital dna is a trademark of Motorola, Inc. The PowerPC name is a trademark of IBM Corp. and
used under license. All other product or service names are the property of their respective
owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
© Motorola, Inc. 2003
Information in this document is provided solely to enable system and software implementers to use
Motorola products. There are no express or implied copyright licenses granted hereunder to design
or fabricate any integrated circuits or integrated circuits based on the information in this document.
Motorola reserves the right to make changes without further notice to any products herein.
Motorola makes no warranty, representation or guarantee regarding the suitability of its products
for any particular purpose, nor does Motorola assume any liability arising out of the application or
use of any product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters which may be provided in
Motorola data sheets and/or specifications can and do vary in different applications and actual
performance may vary over time. All operating parameters, including “Typicals” must be validated
for each customer application by customer’s technical experts. Motorola does not convey any
license under its patent rights nor the rights of others. Motorola products are not designed,
intended, or authorized for use as components in systems intended for surgical implant into the
body, or other applications intended to support or sustain life, or for any other application in which
the failure of the Motorola product could create a situation where personal injury or death may
occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized
application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries,
affiliates, and distributors harmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was
negligent regarding the design or manufacture of the part.

Introduction
Transmitter
Receiver
Management Interface (MDIO)
Index
System Design Considerations
Test Features
1
2
3
4
5
6
Glossary of Terms and Abbreviations
8B/10B Coding Scheme
Ordering Information
Package Description
Electrical Specifications and Characteristics
Revision History
7
8
A
B
C
GLO
IND

Introduction
Transmitter
Receiver
Management Interface (MDIO)
Index
System Design Considerations
Test Features
1
2
3
4
5
6
Glossary of Terms and Abbreviations
8B/10B Coding Scheme
Ordering Information
Package Description
Electrical Specifications and Characteristics
Revision History
7
8
A
B
C
GLO
IND

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents v
Contents
About This Book
Audience................................................................................................................xv
Organization...........................................................................................................xv
Suggested Reading............................................................................................... xvi
General Information..................................................................................... xvi
Related Documentation ............................................................................... xvi
Conventions ........................................................................................................ xvii
Signals................................................................................................................. xvii
Chapter 1
Introduction
1.1 Overview.............................................................................................................. 1-1
1.2 Features................................................................................................................ 1-2
1.3 Block Diagram..................................................................................................... 1-4
1.4 References............................................................................................................ 1-7
Chapter 2
Transmitter
2.1 Transmitter Block Diagram ................................................................................. 2-2
2.2 Transmitter Interface Signals............................................................................... 2-2
2.3 Transmitter Interface Configuration .................................................................... 2-4
2.3.1 Transmit Driver Operation............................................................................... 2-5
2.3.2 Repeater Mode Operation................................................................................ 2-6
2.4 Backplane Application Modes (COMPAT = Low).............................................. 2-6
2.4.1 Transmitting Uncoded Data—8-/4-Bit Modes ................................................ 2-6
2.4.2 Transmitting Coded Data—10-/5-Bit Modes .................................................. 2-8
2.5 Ethernet Compliant Applications Modes (COMPAT = High)............................. 2-9
2.5.1 Transmitting Uncoded Data—GMII or RGMII Modes................................. 2-10
2.5.1.1 Auto-Negotiation Process.......................................................................... 2-10
2.5.1.2 Ethernet Data Transmission Process.......................................................... 2-11
2.5.2 Transmitting Coded Data—TBI or RTBI Modes .......................................... 2-12
2.6 Transmitter Redundant Link Operation............................................................. 2-12

Contents
Paragraph
Number Title Page Number
vi MC92603 Quad Gigabit Ethernet Transceiver Reference Manual MOTOROLA
Chapter 3
Receiver
3.1 Receiver Block Diagram...................................................................................... 3-2
3.2 Receiver Interface Signals ................................................................................... 3-3
3.3 Functional Description......................................................................................... 3-5
3.3.1 Input Amplifier................................................................................................ 3-5
3.3.2 Transition Tracking Loop and Data Recovery................................................. 3-6
3.3.3 8B/10B Decoder .............................................................................................. 3-6
3.3.4 Half-Speed Mode............................................................................................. 3-7
3.3.5 Repeater Mode................................................................................................. 3-7
3.3.6 Receiver Redundant Link Operation ............................................................... 3-7
3.4 Receiver Interface Configuration......................................................................... 3-7
3.5 Data Alignment Configurations........................................................................... 3-8
3.5.1 Non-Aligned Mode (BSYNC = Low) .............................................................3-9
3.5.2 Byte-Aligned Mode (BSYNC = High)............................................................ 3-9
3.5.3 Word Synchronization ................................................................................... 3-10
3.5.3.1 Word Synchronization Method.................................................................. 3-10
3.6 Receiver Interface Timing Modes...................................................................... 3-12
3.6.1 Recovered Clock Timing Mode (RCCE = High) .......................................... 3-12
3.6.2 Reference Clock Timing Mode (RCCE = Low)............................................ 3-13
3.7 Ethernet Compliant Applications Modes (COMPAT = High)........................... 3-15
3.7.1 Interface to Ethernet MAC ............................................................................ 3-15
3.7.1.1 GMII Operation ......................................................................................... 3-15
3.7.1.2 TBI Operation............................................................................................ 3-17
3.7.1.3 Double Data Rate Operation—RGMI and RTBI....................................... 3-18
3.7.2 Rate Adaption of Ethernet Packet Data Streams ........................................... 3-19
3.7.2.1 Rate Adaption Method............................................................................... 3-19
3.7.2.2 Configuration Context ............................................................................... 3-20
3.7.2.3 Idle Context ............................................................................................... 3-20
3.7.2.4 Data Context.............................................................................................. 3-21
3.7.3 Error Handling............................................................................................... 3-21
3.7.3.1 Jumbo Frame Considerations .................................................................... 3-22
3.8 Backplane Applications Modes (COMPAT = Low).......................................... 3-22
3.8.1 Byte Mode (Uncoded Data)...........................................................................3-22
3.8.2 10-Bit Mode (Coded Data)............................................................................ 3-23
3.8.2.1 Double Data Rate Operation—Backplane Applications ........................... 3-24

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents vii
Chapter 4
Management Interface (MDIO)
4.1 MDIO Interface.................................................................................................... 4-1
4.2 MDIO Registers................................................................................................... 4-2
4.2.1 MDIO RA 0—Control Register....................................................................... 4-3
4.2.2 MDIO RA 1—Status Register......................................................................... 4-4
4.2.3 MDIO RA 2 and 3—PHY Identifier Registers................................................ 4-5
4.2.4 MDIO RA 4—Auto-Negotiation Advertisement Register.............................. 4-6
4.2.5 MDIO RA 5—Auto-Negotiation Link Partner Ability Register..................... 4-7
4.2.6 MDIO RA 6—Auto-Negotiation (AN) Expansion Register ........................... 4-8
4.2.7 MDIO RA 7–14—Not Supported.................................................................... 4-8
4.2.8 MDIO RA 15—Extended Status Register....................................................... 4-8
4.2.9 MDIO RA 16 (Vendor Specific)—Permanent Configuration Control
Register........................................................................................................ 4-9
4.2.10 MDIO RA 17 (Vendor Specific)—Channel Configuration and
Status Register ........................................................................................... 4-11
4.2.11 MDIO RA 18 (Vendor Specific)—BERT Error Counter Register................4-12
Chapter 5
System Design Considerations
5.1 Reference Clock Configuration ........................................................................... 5-2
5.2 Startup.................................................................................................................. 5-2
5.3 Standby Mode...................................................................................................... 5-3
5.4 Receiver Interface Clock Centering.....................................................................5-3
5.5 Repeater Mode..................................................................................................... 5-4
5.5.1 Ten-Bit Interface Mode.................................................................................... 5-4
5.5.2 Byte Alignment Mode ..................................................................................... 5-4
5.5.3 Word Synchronization Mode........................................................................... 5-5
5.5.4 Recovered Clock Mode ................................................................................... 5-5
5.5.5 Add/Drop Idle Mode........................................................................................ 5-5
5.5.6 Half-Speed Mode............................................................................................. 5-5
5.6 Configuration and Control Signals......................................................................5-6
5.7 Power Supply Requirements................................................................................ 5-7
5.8 Phase-Locked Loop (PLL) Power Supply Filtering............................................5-7
5.9 Power Supply Decoupling Recommendations ....................................................5-8

Contents
Paragraph
Number Title Page Number
viii MC92603 Quad Gigabit Ethernet Transceiver Reference Manual MOTOROLA
Chapter 6
Test Features
6.1 IEEE Std. 1149.1 Implementation .......................................................................6-1
6.1.1 Test Access Port (TAP) Interface Signals........................................................ 6-1
6.1.2 Instruction Register.......................................................................................... 6-2
6.1.3 Instructions....................................................................................................... 6-2
6.1.4 Boundary Scan Register................................................................................... 6-3
6.1.5 Device Identification Register (0x0281E01D) ................................................ 6-3
6.1.6 Performance..................................................................................................... 6-3
6.2 System Accessible Test Modes............................................................................ 6-4
6.2.1 Loopback System Test..................................................................................... 6-4
6.2.2 BIST Sequence System Test with External Loopback Modes ........................ 6-5
6.3 BIST Sequence Test with Internal Digital Loopback Mode................................ 6-6
Chapter 7
Electrical Specifications and Characteristics
7.1 General Characteristics........................................................................................ 7-1
7.1.1 General Parameters.......................................................................................... 7-1
7.1.2 Absolute Maximum Rating.............................................................................. 7-2
7.1.3 Recommended Operating Conditions.............................................................. 7-2
7.2 DC Electrical Specifications................................................................................ 7-3
7.3 AC Electrical Characteristics............................................................................... 7-4
7.3.1 Transmitter Interface Timing........................................................................... 7-4
7.3.1.1 Transmitter Interface, Non-DDR Timing .................................................... 7-4
7.3.1.2 Transmitter Interface, DDR Timing ............................................................ 7-5
7.3.2 Receiver Interface Timing ............................................................................... 7-6
7.3.2.1 Receiver Interface, Non-DDR Timing......................................................... 7-7
7.3.2.1.1 Receiver, Non-DDR Clock Timing (All Modes Except Ethernet
TBI Modes) ......................................................................................... 7-7
7.3.2.1.2 Receiver Interface, Non-DDR Clock Timing (Ethernet TBI Mode)....... 7-8
7.3.2.2 Receiver Interface, DDR Timing.................................................................7-9
7.3.2.2.1 Receiver, DDR Clock Timing (All Modes Except Ethernet
RTBI Modes)....................................................................................... 7-9
7.3.2.2.2 Receiver, DDR Centered Clock Timing (Ethernet RTBI Mode)........... 7-10
7.3.3 Reference Clock Timing................................................................................ 7-11
7.3.4 Serial Data Link Timing ................................................................................7-12
7.3.5 MDIO Interface Timing................................................................................. 7-13
7.3.6 JTAG Test Port Timing.................................................................................. 7-14

Contents
Paragraph
Number Title Page Number
MOTOROLA Contents ix
Chapter 8
Package Description
8.1 256 MAPBGA Package Parameter Summary ..................................................... 8-1
8.2 Nomenclature and Dimensions of the 256 MAPBGA Package .......................... 8-2
8.3 Package Thermal Characteristics......................................................................... 8-5
8.4 MC92603Chip Pinout Listing.............................................................................. 8-5
Appendix A
Ordering Information
Appendix B
8B/10B Coding Scheme
B.1 Overview..............................................................................................................B-1
B.1.1 Naming Transmission Characters....................................................................B-2
B.1.2 Encoding..........................................................................................................B-2
B.1.3 Calculating Running Disparity ........................................................................B-3
B.2 Data Tables...........................................................................................................B-3
Appendix C
Revision History
Glossary of Terms and Abbreviations
Index

Contents
Paragraph
Number Title Page Number
xMC92603 Quad Gigabit Ethernet Transceiver Reference Manual MOTOROLA

Figures
Figure
Number Title Page Number
MOTOROLA Figures xi
Figures
1-1 MC92603 Simplified Block Diagram......................................................................... 1-4
1-2 MC92603 Block Diagram........................................................................................... 1-5
1-3 PHY and Backplane Applications............................................................................... 1-6
2-1 MC92603 Transmitter Block Diagram .......................................................................2-2
2-2 Configuration Register.............................................................................................. 2-10
3-1 MC92603 Receiver Block Diagram............................................................................ 3-2
4-1 Control Register (MDIO RA 0) ..................................................................................4-3
4-2 Status Register (MDIO RA 1)..................................................................................... 4-4
4-3 PHY Identifier Registers (MDIO RA 2 and 3) ........................................................... 4-5
4-4 Auto-Negotiation (AN) Advertisement Register (MDIO RA 4)................................ 4-6
4-5 AN Link Partner Ability Register (MDIO RA 5).......................................................4-7
4-6 AN Expansion Register (MDIO RA 6).......................................................................4-8
4-7 Extended Status Register (MDIO RA 15)................................................................... 4-8
4-8 Permanent Configuration Control Register (MDIO RA 16)....................................... 4-9
4-9 Channel Configuration and Status Register (MDIO RA 17) .................................... 4-11
4-10 BERT Error Counter Register (MDIO RA 18)......................................................... 4-12
5-1 PLL Power Supply Filter Circuits............................................................................... 5-7
6-1 Instruction Register..................................................................................................... 6-2
6-2 Device Identification Register .................................................................................... 6-3
7-1 Transmitter Interface, Non-DDR Timing Diagram..................................................... 7-4
7-2 Transmitter Interface, DDR Timing Diagram............................................................. 7-5
7-3 Receiver, Non-DDR Timing Diagram (TBIE = Low or COMPAT = Low) ............... 7-7
7-4 Receiver, Non-DDR Timing Diagram (TBIE = High and COMPAT = High)............ 7-8
7-5 Receiver, DDR Timing Diagram (TBIE = Low or COMPAT = Low)........................ 7-9
7-6 Receiver, DDR Timing Diagram (TBIE = High and COMPAT = High).................. 7-10
7-7 Reference Clock Timing Diagram ............................................................................ 7-11
7-8 Link Differential Output Timing Diagram................................................................ 7-12
7-9 Link Differential Input Timing Diagram .................................................................. 7-12
7-10 MDIO Interface Timing Diagram ............................................................................. 7-13
7-11 JTAG I/O Timing Diagram .......................................................................................7-14
8-1 256 MAPBGA Nomenclature..................................................................................... 8-2
8-2 256 MAPBGA Dimensions ........................................................................................ 8-3
8-3 MC92603 Package Ball Mapping...............................................................................8-4
A-1 Motorola Part Number Key........................................................................................ A-1
B-1 Unencoded Transmission Character Bit Ordering......................................................B-1
B-2 Encoded Transmission Character Bit Ordering ..........................................................B-2
B-3 Character Transmission...............................................................................................B-3

Figures
Figure
Number Title Page Number
xii MC92603 Quad Gigabit Ethernet Transceiver Reference Manual MOTOROLA

Tables
Table
Number Title Page Number
MOTOROLA Tables xiii
Tables
2-1 MC92603 Transmitter Interface Signals.....................................................................2-3
2-2 MC92603 Data Interface Modes ................................................................................ 2-4
2-3 Transmitter Control States for Uncoded Data (TBIE = Low)..................................... 2-6
2-4 Transmitter Inputs for Reduced Uncoded Data—Backplane Mode ........................... 2-7
2-5 Transmitter Input States for Coded Data (TBIE = High)............................................ 2-8
2-6 Transmitter Inputs for RTBI Operating Mode ............................................................ 2-9
2-7 Gigabit Ethernet Defined Ordered Sets ......................................................................2-9
2-8 Transmitter Inputs for RGMII Operating Mode .......................................................2-12
2-9 Transmit Channel A Redundant Link Operation ...................................................... 2-13
2-10 Transmit Channel B Redundant Link Operation ...................................................... 2-13
3-1 MC92603 Receiver Interface Signals ......................................................................... 3-3
3-2 Receiver Channel A Redundant Link Operation ........................................................ 3-7
3-3 Receiver Channel B Redundant Link Operation......................................................... 3-7
3-4 MC92603 Receiver Operating Modes (Common Features/Characteristics) .............. 3-8
3-5 Byte Synchronization Modes...................................................................................... 3-8
3-6 Word Synchronization Events...................................................................................3-10
3-7 Receiver Reference Clock is Slower than Transmitter Reference Clock.................. 3-14
3-8 Receiver Reference Clock is Faster than Transmitter Reference Clock................... 3-14
3-9 GMII Connection to Standard Ethernet MAC.......................................................... 3-15
3-10 Receiver Status in GMII Mode................................................................................. 3-16
3-11 TBI Connection to Standard Ethernet MAC............................................................. 3-17
3-12 Receiver Interface Error and Status Codes (TBI Mode)........................................... 3-18
3-13 Receiver RGMII Interface ........................................................................................ 3-18
3-14 Receiver RTBI Interface ........................................................................................... 3-18
3-15 Receiver Interface Error and Status Codes (Backplane Byte Mode)........................ 3-23
3-16 Receiver Interface Error and Status Codes (Backplane 10-Bit Mode)..................... 3-24
3-17 DDR Backplane Uncoded Data (8-Bit Mode).......................................................... 3-24
3-18 DDR Backplane Coded Data (10-Bit Mode)............................................................ 3-24
4-1 MDIO Management Register Set................................................................................ 4-2
4-2 Control Register (MDIO RA 0) Field Descriptions....................................................4-3
4-3 Status Register (MDIO RA 1) Field Descriptions ...................................................... 4-4
4-4 AN Advertisement Register (MDIO RA 4) Field Descriptions.................................. 4-6
4-5 AN Link Partner Ability Register Field Descriptions................................................. 4-7
4-6 Permanent Configuration Control Register Field Descriptions.................................. 4-9
4-7 Channel Configuration and Status Register Field Descriptions................................ 4-11

Tables
Table
Number Title Page Number
xiv MC92603 Quad Gigabit Ethernet Transceiver Reference Manual MOTOROLA
5-1 Legal Reference Clock Frequency Ranges .................................................................5-2
5-2 Startup Sequence Step Duration.................................................................................. 5-3
5-3 Asynchronous Configuration and Control Signals ..................................................... 5-6
6-1 TAP Interface Signals ................................................................................................. 6-1
6-2 Tap Controller Public Instructions .............................................................................. 6-2
6-3 Tap Controller Private Instruction Codes....................................................................6-3
6-4 Test Mode State Selection...........................................................................................6-4
6-5 BIST Error Codes........................................................................................................6-5
7-1 Absolute Maximum Ratings ....................................................................................... 7-2
7-2 Recommended Operating Conditions......................................................................... 7-2
7-3 DC Electrical Specifications....................................................................................... 7-3
7-4 Transmitter Non-DDR Timing Specification.............................................................. 7-5
7-5 Transmitter DDR Timing Specifications .................................................................... 7-5
7-6 Target Receiver Clock Offset Relative to Data........................................................... 7-6
7-7 Receiver, Non-DDR Timing Specifications (TBIE = Low or COMPAT = Low)....... 7-7
7-8 Receiver, Non-DDR Timing Specifications (TBIE = High and COMPAT = High). 7-8
7-9 Receiver, DDR Timing Specification (TBIE = Low or COMPAT = Low)................. 7-9
7-10 Receiver, DDR Timing Specification (TBIE = High and COMPAT = High)........... 7-10
7-11 Reference Clock Specifications ................................................................................ 7-11
7-12 Link Differential Output Specifications.................................................................... 7-12
7-13 Link Differential Input Timing Specifications.......................................................... 7-12
7-14 MDIO Interface Timing Specifications ....................................................................7-13
7-15 JTAG I/O Timing Specifications............................................................................... 7-14
8-1 MC92604 Package Thermal Resistance Values..........................................................8-5
8-2 MC92603 Signal to Ball Mapping.............................................................................. 8-5
B-1 Components of a Character Name ..............................................................................B-2
B-2 Valid Data Characters..................................................................................................B-4
B-3 Valid Special Characters .............................................................................................B-8

MOTOROLA AboutThisBook xv
About This Book
The primary objective of this reference manual is to describe the functionality of the
MC92603 for software and hardware developers.
Information in this book is subject to change without notice, as described in the disclaimers
on the title page of this book. As with any technical documentation, it is the readers’
responsibility to be sure they are using the most recent version of the documentation.
Audience
It is assumed that the reader has the appropriate general knowledge regarding the design
and layout requirements for high-speed (Gbps) digital signaling and understanding of the
basic principles of the Ethernet and Fibre Channel communications protocols to use the
information in this manual.
Organization
The following is a summary and a brief description of the major chapters in this manual:
• Chapter 1, “Introduction,” gives an overview of the device features and shows a
block diagram of the major functional blocks of the part.
• Chapter 2, “Transmitter,” describes the MC92603 transmitter, its interfaces, and
operational options.
• Chapter 3, “Receiver,” gives a description of the receiver, its interfaces, and
operation.
• Chapter 4, “Management Interface (MDIO),” describes the MDIO interface signals
and the associated registers.
• Chapter 5, “System Design Considerations,” describes thesystem considerations for
the MC92603, including clock configuration, device startup and initialization, and
proper use of the configuration control signals.
• Chapter 6, “Test Features,” covers the JTAG implementation and the system
accessible test modes.
• Chapter 7, “Electrical Specifications and Characteristics,” describes the DC and AC
electrical characteristics.

xvi MC92603 Quad Gigabit Ethernet Transceiver Reference Manual MOTOROLA
• Chapter 8, “Package Description,” provides the package parameters and mechanical
dimensions and signal pin to ball mapping tables for the MC92603 device.
• Appendix A, “Ordering Information,” provides the Motorola part numbering
nomenclature for the MC92603 transceiver.
• Appendix B, “8B/10B Coding Scheme,” provides tables of the fibre
channel-specific 8B/10B encoding and decoding as based on the ANSI FC-1 fibre
channel standard.
• Appendix C, “Revision History,” lists the major differences between revisions of
this book, the MC92603 Quad Gigabit Ethernet Transceiver Reference Manual
(MC92603RM).
• “Glossary of Terms and Abbreviations,” contains an alphabetical list of terms,
phrases, and abbreviations used in this book.
• “Index,” contains all general entries for the book.
Suggested Reading
This section lists additional reading that provides background for the information in this
manual as well as general information about the architecture.
General Information
The following documentation, published by Morgan-Kaufmann Publishers, 340 Pine
Street, Sixth Floor, San Francisco, CA, provides useful information about the PowerPC™
architecture and computer architecture in general:
•The PowerPC Architecture: A Specification for a New Family of RISC Processors,
Second Edition, by International Business Machines, Inc.
•Computer Architecture: A Quantitative Approach, Second Edition, by
John L. Hennessy and David A. Patterson
•Computer Organization and Design: The Hardware/Software Interface, Second
Edition, David A. Patterson and John L. Hennessy
Related Documentation
Motorola documentation is available from the sources listed on the back cover of this book;
the document order numbers are included in parentheses for ease in ordering:
• Reference manuals—These books provide details about individual device
implementations. The MC92603DVB Quad GEt Design Verification Board User’s
Guide (MC92603DVBUG) describes how to use the design verification board and
should be read in conjunction with this manual, the MC92603 Quad Gigabit
Ethernet Transceiver Reference Manual (MC92603RM). An applications

MOTOROLA AboutThisBook xvii
evaluation kit is also available for the MC92603. Its operation is covered in the
MC92603 Evaluation Kit User’s Guide (MC92603EKVUG).
• Addenda/errata to reference manuals—Because some devices have follow-on parts
an addendum provides any additional features and functionality changes. These
addenda are intended for use with the corresponding reference manuals.
• Hardware specifications—Hardware specifications provide specific data regarding
bus timing, signal behavior, and AC, DC, and thermal characteristics, as well as
otherdesignconsiderations. This manual containsallthehardwarespecifications for
the MC92603.
• Application notes—These short documents address specific design issues useful to
programmers and engineers working with Motorola devices.
• White papers—These documents provide detail on a specific design platform and
are useful to programmers and engineers working on a specific product. The
MC92610 3.125 Gbaud Reference Design Platform (BR1570) describes the
technical design process used in developing a high-speed backplane reference
design.
• Additional literature is published as new processors become available. For a current
list of documentation, refer to http://www.motorola.com/semiconductors.
Conventions
This document uses the following notational conventions:
Book titles in text are set in italics
Internal signals are set in italics, for example, loopback_data
* Notation for multiplication
0x Prefix to denote hexadecimal number
0b Prefix to denote binary number
x In some contexts, such as signal encodings, an un-italicized x
indicates a don’t care.
xAn italicized x indicates an alphanumeric variable.
nAn italicized n indicates a numeric variable.
Signals
A bar over a signal name indicates that the signal is active low—for example, RESET and
TRST. Active low signals are referred to as asserted (active) when they are low and negated
when they are high. Signals that are not active low, such as XMIT_A_ENABLE and
DROP_SYNC, are referred to as asserted when they are high and negated when they are
low.

xviii MC92603 Quad Gigabit Ethernet Transceiver Reference Manual MOTOROLA

MOTOROLA Chapter 1. Introduction 1-1
Chapter 1
Introduction
This chapter consists of the following sections:
• Section 1.1, “Overview”
• Section 1.2, “Features”
• Section 1.3, “Block Diagram”
• Section 1.4, “References”
This reference manual explains the functionality of the MC92603 Quad Gigabit Ethernet
transceivers (GEt) and enables its use by software and hardware developers. The audience
for this publication, therefore, consists of hardware designers and application programmers
who are building data path switches and high-speed backplane intercommunication
applications.
1.1 Overview
The Gigabit Ethernet transceiver was designed with the intent to meet the requirements of
IEEE Std. 802.3—2002®. It was designed to fully support full-duplex GMII or TBI PHY
applications including the reduced RGMII or RTBI defacto interfaces. Each channel also
has its own independent MDIO register set as specified in the above standard.
The MC92603 GEt is designed as four parts in one. It may be configured as either a
1 Gigabit backplane serializer/deserializer (SerDes) with functionally similar to the
1.25 Gbaud Quad SerDes (MC92600), or as a Quad 1 Gigabit Ethernet PHY and the
reduced interface versions of these two.
The GEt is a high-speed, full-duplex, serial data interface device that can be used to
transmit data between chips across a board, through a backplane, or through cabling, as well
as to interface to GBIC/SFP modules. The multi-channel device has transceivers that
transmit and receive coded data at a rate of 1.0 Gbps through each 1.25 gigabaud link.
The MC92603 is built on the proven transceiver technology of the MC92600 and MC92602
devices. Carefully designed for low-power consumption, its CMOS implementation
nominally consumes less than 1 W with all links operating at full speed when in the
backplane interface mode.

1-2 MC92603 Quad Gigabit Ethernet Transceiver Reference Manual MOTOROLA
Features
The MC92603 features transmit FIFOs and source synchronous transmit clocks per channel
to further simplify interfacing. Additionally, IEEE Std 1149.1—1990™ JTAG boundary
scan and built-in PRBS generator/analyzers are provided for board test support.
1.2 Features
The MC92603 has two applications-oriented operating modes depending on the
configuration. It may be used as a backplane SerDes or an Ethernet PHY.
The main features of the MC92603 are as follows:
• Common features:
— Four independent SerDes channels with full-duplex differential data links
— Configurable as a dual channel device to provide redundant transmit and receive
serial links
— Selectable speed range: 1.25 or 0.625 Gbaud
— Internal 8B/10B encoder/decoder that may be bypassed
— Source synchronous parallel data input interfaces
— Selectable: source-aligned or source-centered timing on the receiver output
interfaces
— DDR (RGMII/RTBI), source synchronous, 4-/5-bit optional interfaces
— Parallel interfaces may be either 2.5- or 3.3-V LVTTL. Device will inter-operate
with SSTL_2 with the 2.5-V LVTTL interface.
— Transmit data clock is selectable between per-channel transmit clock or channel
‘A’ transmit clock
— Received data may be clocked to the reference clock or to the received data
frequencies
— Unused transceiver channel may be disabled
— Drives 50- or 75-Ωmedia (100- or 150-Ωdifferential) for lengths of up to
1.5 meters board/backplane, or 10 meters of coax.
— Tolerates a +250 ppm frequency offset between the transmitter and receiver
— Link inputs have on-chip receiver termination and are ‘hot swap’ compatible
— Low power (less than 1.0 W) under typical conditions while operating in
backplane mode with all transceivers at full speed
— Differential LVPECL reference clock input with single-ended LVCMOS input
option
— Two single-ended buffered reference clock outputs to be used as the clock source
for associated MAC interface logic.
— Built-in, at speed, self test for production testing and on-board diagnostics
— IEEE Std. 1149.1 JTAG boundary scan test support