Motorola MC145220EVK User manual

MC145220EVK
1
MOTOROLA
   
INTRODUCTION
The MC145220EVK makes it easy to exercise features of the MC145220 and build PLLs which meet
individual performance requirements. The EVK is controlled through menu driven software operating on
an IBM PC or compatible. Other Motorola PLL EVKs (MC145190, MC145191, MC145192, MC145200,
MC145201, MC145202) in up to three–board cascades can use the same program. Frequency defaults
that apply to each are automatically selected. All board functions are controlled through the printer port of
an IBM PC. Up to three different EVKs may be controlled at the same time from one printer port. The
functional block diagram is given in Figure 1.
This manual is divided into three sections. Section 1 describes the hardware, Section 2 describes the
software, and Section 3 is the command summary.
All brand names and product names appearing in this document are registered trademarks or trademarks of their respective holders.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

SEMICONDUCTOR TECHNICAL DATA Order this document
by MC145220EVK/D
Motorola, Inc. 1996
REV 2
10/96
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK MOTOROLA
2
MC145220EVK TABLE OF CONTENTS
Section 1 – Hardware 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Contents of Evaluation Kit 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Getting Started 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Modifications 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Typical Performance 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Support Material 8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Production Test 8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Board Operation 8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Dual Mode Output 9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
External Reference Input 11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Data Transfer from Computer to EVK 11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Printer Port Configuration 13. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Section 2 – Software Descriptions 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Introduction 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Purpose 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Description 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
User Interface 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Install 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Uninstall 15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Conventions 15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Alert and Error Messages 15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Screens 18. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
‘Define boards to program’ 18. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Help Screen 19. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
‘Select from the available options’ 20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
‘Available Boards’ 20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
‘MC145xxx Commands’ 20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
‘Initialization/System Setup Commands’ 20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PLL Output Frequency 22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
REFin Frequency and Channel Spacing 23. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Set Default Low Frequency 24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Set Function of Output A 25. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Change C Register and Prescale 26. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Change C Register, PDout Current 27. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Change C Register, Phase Detector Select 28. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Change C Register, Polarity 29. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Change C Register, Standby 30. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Set Output Port Address 31. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Set Crystal or Reference Mode 32. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Section 3 – Command Summary 33. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[A]! Set board A as target 33. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[B]! Set board B as target 33. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[C]! Set board C as target 33. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[L]! Set to low freq. 33. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[M]! Set to medium freq. 34. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[H]! Set to high freq. 34. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[W] Change default low frequency 34. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[Y] Change default medium frequency 35. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[Z] Change default high frequency 36. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[U]! Step frequency up by step size 36. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[D]! Step frequency down by step size 36. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[O] Set PLL output frequency 37. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[F] Set REFin frequency and channel spacing 38. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK
3
MOTOROLA
MC145220EVK TABLE OF CONTENTS, continued
[E] Set function of output A 39. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! Port 39. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! Data Out 39. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[2]! fv 39. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[3]! fr 39. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[N] Change C Register and Prescale 40. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0] Change output A – (Port) 40. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! Reset output A to 0 40. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! Set output A to 1 40. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1] Change output B (Out B) (not available on ’220) 40. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! Reset output B to 0 40. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! Set output B to 1 40. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[2] Change PDout current with Output A defined as port (not available on ’220) 41. . . . . . . . . . . . . . . . . . .
[0]! 70% 41. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! 80% 41. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[2]! 90% 41. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[3]! 100% 41. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[2] Change PDout current with Output A NOT defined as port (not available on ’220) 41. . . . . . . . . . . . . .
[0]! 25% 41. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! 50% 41. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[2]! 75% 41. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[3]! 100% 41. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[2] Change PDout current (only available on ’220) 42. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! 5% 42. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! 50% 42. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[2]! 80% 42. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[3]! 100% 42. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[3] Change phase detector select 42. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! phi R & phi V 42. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! PDout 42. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[3] Change phase detector (only available on ’220) 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! phi R & phi V 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! PDout 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[4] Change lock detect enable (not available on ’220) 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! Output low 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! Enable output 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[5] Change phase detector polarity 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! Non–invert PDout 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! Invert PDout 43. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[6] Change standby 44. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! Normal operation 44. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! Standby 44. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[7] Change prescale (only available on ’220) 44. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! Prescale 32/33 44. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! Prescale 64/65 44. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[R] Set crystal/reference mode 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[0]! Crystal mode, shutdown 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[1]! Crystal mode, active 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[2]! Reference mode, REFin enabled, REFout low 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[3]! Reference mode, REFout = REFin 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[4]! Reference mode, REFout = REFin/2 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[5]! Reference mode, REFout = REFin/4 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[6]! Reference mode, REFout = REFin/8 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[7]! Reference mode, REFout = REFin/16 45. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[T]! Set target PLL on board 46. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[P] Set output port address 46. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK MOTOROLA
4
MC145220EVK TABLE OF CONTENTS, continued
[G] Change board definitions 46. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[I]! Initialize board(s), write all registers 46. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[X]! Terminate demonstration program 46. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
[?]! View help screen 46. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Appendix 47. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MC145220 PLL Evaluation Board 47. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MC145220 Power Supply and Reference 48. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MC145220EVK Bus Interface 49. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MC145220EVK Signal Plot — Dual Loop Mode Output at 70 MHz 50. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MC145220EVK Signal Plot — Single Loop Mode PLL on 805 MHz 50. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MC145220EVK Signal Plot — Single Loop Mode PLL on 738 MHz 51. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Bill of Materials: MC145220 PLL Evaluation Board Rev. 4 52. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK
5
MOTOROLA
SECTION 1 – HARDWARE
FEATURES
1. The EVK is a complete working synthesizer, including VCOs.
2. Board is controlled by an IBM PC–compatible computer through the printer port.
3. Up to three boards can be operated independently through one printer port.
4. A prototype area and mounting holes are provided for VCOs, mixers, and amplifiers.
5. External reference input can be used.
6. Five element loop filter is included.
7. Frequency range of operation, step size and reference frequency can be changed in the control
program.
8. Lock Detect, Out A, and Out B on any single board are accessible through the printer port.
CONTENTS OF EVALUATION KIT
1. Assembled evaluation board.
2. Nine–foot flat cable with four DB–25 male connectors.
3. MC145220EVK manual.
4. 3.5″PC–compatible disk containing compiled program.
5. PLL device data sheets.
GETTING STARTED
To perform basic functions, do the following:
1. Plug in 12 volts at J8, observing the polarity marked on the board.
2. Short circuit section 1 of the DIP switch (S1) and open circuit all other sections.
3. Connect the supplied flat cable between the computer printer port and the DB–25 connector on
the board (J9).
4. Type PLL at the DOS prompt. Then press enter.
5. Type the number that corresponds with the type of board given in the on–screen menu. The
MC145220 may operate in single loop or dual loop mode. Then press Q.
You should now see the main menu displayed. There should be a signal present at J5 if single loop, or
J12 if dual loop. The frequency will be the current output frequency given in the main menu. If the signal
is not on the correct frequency, check to see if your printer port address is $278 (hexadecimal 278). If not,
then select the P menu item and enter the correct address. After returning to the main menu, select the
I menu item to send data to the board. You should now be on frequency.
MODIFICATIONS
The user may modify the hardware, such as utilizing a different VCO, by using the prototyping area of the
board. After such modifications are made, the default values in the software may need to be changed.
This is facilitated from the ‘Select from the available options’ screen.
Note that the on–board voltage regulators allow for a maximum VCO control voltage range of 0.5 – 4.5
volts.
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK MOTOROLA
6

74&2.#,&'&2&.$&
2&15&.$8
/.42/,#4#
5454
/$+&4&$4
 
5''&2/(*$
/(*$/.42/,6*4$)&3
#2#,,&,/24/..&$4/2
/54
*.
9 "
9 "

*.
//0*,4&2 !
9 ! 9
//0*,4&2 

′′
*.
*.(,&//054054
9 *.(,&//054054
9
 

5#,/%&54054
9
$9
' ′  '
-0,*'*&2
Figure 1. Evaluation Kit Block Diagram
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK
7
MOTOROLA
TYPICAL PERFORMANCE
Typical performance applies only to the configuration as shipped. The MC145220EVK is shipped with
V+ = 5 V. For lowest phase noise in single or dual loop mode, a 50 Ωload must be connected to J12.
Single Loop PLL SingleLoopPLL′Dual Loop PLL
Supply Voltage (J8) 11.5 – 12.5 V
Supply Current (J8) (Note 1) 177 mA
Available Current (Note 2) 45 mA
Frequency Range (Note 3) 733 – 743 MHz 790 – 820 MHz 60 – 80 MHz
Reference Frequency (M1) 10.01 MHz
Temperature Stability
(M1, – 30°C to + 70°C) < ±2.5 ppm
Reference Frequency (M5) 14.4 MHz N/A
Temperature Stability
(M5, – 30°C to + 85°C) < ±2 ppm N/A
TCXO Aging (M1, M5) < ±1 ppm / year
Step Size 10 kHz 10 Hz
Power Output – 3.0 dBm – 5.0 dBm 4.5 – 7.5 dBm
Frequency Accuracy ±1.5 kHz ±1.5 kHz ±50 Hz
Reference Sidebands (Note 4) – 57 dB – 74 dB – 57 dB
Phase Noise (100 Hz) – 65 dBc/Hz – 56 dBc/Hz – 50 dBc/Hz
Phase Noise (10 kHz) (Note 5) – 104 dBc/Hz – 90 dBc/Hz – 89 dBc/Hz
Switching Time (Note 6) 24 ms 40 ms 45 ms
NOTES:
1. Supply current is current the board requires without user modifications.
2. Available current is the sum of currents available to the user (in the prototype area) from the 5 V and 8.5 V supply. The 12 V supply is not
regulated. Current at 12 V is limited by the external power supply. If the on–board VCO and amplifier are disconnected from the power bus,
more current can be drawn in the prototype area. The current flowing into U5 (the 8.5 V regulator) should not exceed 180 mA. This will limit
temperature rise in U5.
3. Frequency ranges require use of the 5 V default charge pump supply voltage.
4. VCO sidebands on PLL at low step sizes (10 kHz) are limited by control line leakage of the VCO. Up to 24 nA of leakage has been seen.
At higher step sizes (100 kHz and above), this effect is much less noticable. Thisdid not affect PLL′becauseits VCOleakage wasless than
10 pA.
5. 10 kHz phase noise is limited by the PLL device noise. For low noise designs, the loop bandwidth is made narrower and the VCO is relied
upon to provide the 10 kHz phase noise. This can be seen on the EVKs since the VCOs have much lower noise.
6. 10 MHz step, within ±1 kHz of final frequency (’220).
Due to the software architecture, when the user is measuring the switching time of a single board in dual loop mode, it takes 20 ms to load
the data as compared to single loop mode, which takes 8 ms to load the data. This is a limitation of the software, not the IC.
To find the actual PLL switching time, subtract 8 or 20 ms from the switching time stated in the table.
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK MOTOROLA
8
SUPPORT MATERIAL
The following documents are included in the appendix:
1. Schematic diagram of MC145220EVK.
2. Bill of materials.
3. Parts layout diagram.
4. Mechanical drawing of board.
5. MC145220 data sheet.
6. Typical signal plots.
PRODUCTION TEST
After assembly is complete, the following alignment and test is performed:
1. The control program is started in ’220 single loop mode.
2. [L]! is selected to set PLL frequency to 733 MHz.
3. Power is applied to the board. DIP switch section 1 is closed circuit with all others being open
circuit.
4. After attaching computer cable, [I]! is selected.
5. Trim resistor VR1 is adjusted to obtain an output frequency at J5 of 733 MHz ±500 Hz.
6. Voltage at the control voltage test point (TP2) is measured. It must be > 0.5 V.
7. [H]! is selected.
8. Voltage at the control voltage test point (TP2) is measured. It must be < 4.4 V.
9. [T]! is selected to toggle to PLL′.
10. [L]! is selected to set PLL′frequency to 790 MHz.
11. Voltage at the control voltage test point (TP9) is measured. It must be > 0.5 V.
12. [H]! is selected to set PLL′frequency to 820 MHz.
13. Voltage at the control voltage test point (TP9) is measured. It must be < 4.4 V.
14. [G] is selected and the board type is changed to ’220 dual loop mode.
15. [Q]!,then[I]!, isselected toinitializethedualmode output(J12) to70MHz. Thefrequency should
be 70 MHz ±50 Hz.
If in step 5 it isn’t possible to obtain a signal on frequency, the adjustment screw in M1 may be turned for
further frequency adjustment range. If neither adjustment works, [P] should be selected and the correct
printer port address entered. [I]! is then selected to reload the data.
BOARD OPERATION
A computer is connected to the DB–25 connector J9. Data is output from the printer port. The printer card
is in slot 0 using the default address in the control program. Data is sent to the PLL device (U1) through
the DIP switch (S1), and 74HCT241 buffer (U2). D1, D2, D3, R7, R8, and R12 are in the data path be-
tween the ’HCT241 and PLL device. This limits the high level output voltage of the buffer. Voltage on PLL
device inputs must be no greater than 0.5 V above V+. A ’220 PLL has three output lines which are
routed through a 74LS126 line driver (U3) back to the computer.
U2, the 74HCT241, provides isolation and logic translation for PLL input lines. Logic translation is need-
ed from the TTL levels on the printer port to the CMOS levels on the ’220 inputs.
A 12 V power supply should be used to power the board at J8 (Augat 2SV–02 connector). The 2SV–02
will accept 18–24 AWG bare copper power leads. No tools are needed for connection. If power is proper-
ly connected, LED D4 will be lit.
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK
9
MOTOROLA
Power passes from J8 to U5 (LM317 regulator) configured as an 8.5 V regulator. 8.5 V powers the VCOs.
Regulators U6 and U7 use the 8.5 V supply to produce 3 V and 5 V. The ’220 board can use either to
power the logic and charge pump. V+ voltage is selected by J11. U6 and U7 are cascaded with U5 to
equalize their individual voltage drops.
The ’220 operates in both a single loop and dual loop mode. There are no component changes between
the two modes. The differences are in the programming of the counters and the SMA connector that is
used.
The PLL loop is composed of the MC145220 (U1), 733 – 743 MHz VCO (M2), and a passive loop filter
(R4, R5, C6, C7, C8). In single loop mode, output is taken from J5. A passive loop filter was used to keep
the design simple, reduce noise, and reduce the quantity of traces susceptible to stray pickup. The PLL′
loop is composed of the MC145220 (U1), 790 – 820 MHz VCO (M3), and a passive loop filter (R22, R25,
C24, C26, C30). In single loop mode, output is taken from J10.
Dual mode output is the (f′– f) frequency output from the mixer. It is low pass filtered (L1, L2, C15, C21,
C22) then amplified (U4). The output is available at J12.
Phase detector current is 2 mA. J1 is a removable jumper used for current measurement of V+.
Two TCXOs, a Motorola Saber 14.4 MHz (M5), and Raltron 10.01 MHz (M1) are supplied. As shipped
from the factory, the 10.01 MHz TCXO is in use. This allows both the 10 kHz and 10 Hz step sizes to be
used with one TCXO. 10.01 MHz cannot be divided for larger step sizes such as 100 kHz. For larger step
sizes use the Saber. Jumpers J3, J4, J13, and J14 determine which TCXO or the external reference
input is in use.
DUAL MODE OUTPUT
The dual mode output (J12) is the difference frequency from mixing PLL and PLL′. By using a reference
frequency of 10.01 MHz, PLL can be operated with a 10.01 kHz step size and PLL′with a 10 kHz step
size. If both PLL and PLL′step down in frequency, the mixed output will step up by 10 Hz. More informa-
tion on the offset reference technique is in AN1277/D, Offset Reference PLLs for Fine Resolution or
Fast Hopping. The block diagram, formulas, and an example are shown in Figure 2.
PLL
   

÷ 
 
!
   %
 $%
 ′   

!
   %
 $%
÷  ′
 

 %
PLL ′
"
#
# ′
# ′– f)
   %
 % 
÷

    
 ′    
÷

Figure 2. Dual Mode Block Diagram
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005

MC145220EVK MOTOROLA
10
PLL PLL′
f = N (10.01 kHz) f′= N′(10 kHz)
f = 10.01 kHz 74,000 – r(f′– f)
10 Hz f′= 10 kHz w(f′– f) + 740 kHz
10 kHz + N
N = 74,000 – r(f′– f)
10 Hz N′= N + 74 + w(f′– f)
10 kHz
(f′– f) = w(f′– f) + r(f′– f)
(f′– f) = Desired Output Frequency
w(f′– f) = Output Frequency Portion that Divides Evenly by 10 kHz
r(f′– f) = Remainder from Output Frequency Division by 10 kHz
Dual Mode Formulas
Example: Synthesize 76.849 930 MHz
N = 74,000 – 9.930 kHz
10 Hz
r(f′– f) = 9.930 kHz, w(f′– f) = 76.840 MHz
= 73,007
N ′= 73,007 + 74 + 76.840 MHz
10 kHz = 80,765
f = 73,007 (10.01 kHz) = 730.800 070 MHz
f′= 80,765 (10 kHz) = 807.650 000 MHz
(f′– f)= 807.650 000 MHz – 730.800 070 MHz = 76.849 930 MHz
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005