NXP Semiconductors RDGD3162I3PH5EVB User manual

UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
Rev. 1 — 10 June 2022 User manual
Document information
Information Content
Keywords GD3162, gate, driver, power, inverter, automotive
Abstract The RDGD3162I3PH5EVB three-phase inverter is a functional hardware
power inverter reference design, which can be used as a foundation to
develop a complete ASIL D compliant high voltage, high-power traction motor
inverter for electric vehicles.

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
Rev Date Description
1 20220610 initial version
Revision history
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
2 / 38

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
1 Important notice
IMPORTANT NOTICE
For engineering development or evaluation purposes only
NXP provides the product under the following conditions:
This evaluation kit is for use of ENGINEERING DEVELOPMENT OR
EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered
to a printed-circuit board to make it easier to access inputs, outputs and
supply terminals. This evaluation board may be used with any development
system or other source of I/O signals by connecting it to the host MCU
computer board via off-the-shelf cables. This evaluation board is not
a Reference Design and is not intended to represent a final design
recommendation for any particular application. Final device in an application
heavily depends on proper printed-circuit board layout and heat sinking
design as well as attention to supply filtering, transient suppression, and I/O
signal quality.
The product provided may not be complete in terms of required design,
marketing, and or manufacturing related protective considerations, including
product safety measures typically found in the end device incorporating the
product. Due to the open construction of the product, it is the responsibility of
the user to take all appropriate precautions for electric discharge. In order to
minimize risks associated with the customers’ applications, adequate design
and operating safeguards must be provided by the customer to minimize
inherent or procedural hazards. For any safety concerns, contact NXP sales
and technical support services.
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
3 / 38

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
2 RDGD3162I3PH5EVB
Figure 1. RDGD3162I3PH5EVB
3 Introduction
This document is the user guide for the RDGD3162I3PH5EVB reference design.
This document is intended for the engineers involved in the evaluation, design,
implementation, and validation of the GD3162 single-channel gate driver for insulated
gate bipolar transistor (IGBT)/SiC.
The scope of this document is to provide the user with information to evaluate the
GD3162 single channel gate driver for IGBT/SiC. This document covers connecting the
hardware, installing the software and tools, configuring the environment and using the kit.
The RDGD3162I3PH5EVB is a fully functional three-phase inverter evaluation board
populated with six GD3162 gate drivers with fault management and supporting circuitry.
This board supports serial peripheral interface (SPI) daisy chain communication for
programming and communication with three high-side gate drivers and three low-side
gate drivers independently, or all six gate drivers at the same time.
This board has low-voltage isolation and high-voltage isolation with gate drive integrated
galvanic signal isolation. Other supporting features on the board include desaturation
short-circuit detection, IGBT/SiC temperature sensing, onboard isolated flyback supplies,
DC link bus voltage monitoring, phase current sensing, DC link bus current sense, and
motor resolver excitation/processing. See GD3162 data sheet for additional gate drive
features.
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
4 / 38

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
4 Finding kit resources and information on the NXP website
NXP Semiconductors provides online resources for this reference design and its
supported devices on http://www.nxp.com.
The information page for RDGD3162I3PH5EVB reference design is at http://
www.nxp.com/RDGD3162I3PH5EVB. The information page provides overview
information, documentation, software and tools, parametrics, ordering information
and a Getting Started tab. The Getting Started tab provides quick reference
information applicable to using the RDGD3162I3PH5EVB reference design, including the
downloadable assets referenced in this document.
4.1 Collaborate in the NXP community
The NXP community is for sharing ideas and tips, ask and answer technical questions,
and receive input on just about any embedded design topic.
The NXP community is at http://community.nxp.com.
5 Getting ready
Working with the RDGD3162I3PH5EVB requires kit contents and a Windows PC
workstation with FlexGUI software installed.
5.1 Kit contents
•Assembled and tested RDGD3162I3PH5EVB (three-phase inverter populated with
5.0 V compatible gate driver devices) board in an anti-static bag
•KITGD316xTREVB 3.3 V to 5.0 V translator with FRDM-KL25Z MCU board with micro
USB cable
•Quick start guide
5.2 Additional hardware
In addition to the kit contents, the following hardware is necessary or beneficial when
working with this reference board.
•Microcontroller for SPI communication
•Compatible P6 IGBT or SiC metal-oxide-semiconductor field-effect transistor
(MOSFET) module
•DC link capacitor compatible with HybridPACK drive or P6 IGBT or SiC MOSFET
module
•HV power supply with protection shield and hearing protection
•Current sensors for monitoring each phase current
•12 V, 1.0 A DC power supply
•4-channel oscilloscope with appropriate isolated probes
5.3 Windows PC workstation
This reference design requires a Windows PC workstation. Meeting these minimum
specifications produces great results when working with this evaluation board.
•USB-enabled computer with Windows 8 or Windows 10
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
5 / 38

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
5.4 Software
Installing software is necessary to work with this reference design. All listed software is
available on the information page at http://www.nxp.com/RDGD3162I3PH5EVB.
•FlexGUI software for using with KITGD316xTREVB MCU/translator board
•S32S Design Studio IDE for power architecture
•Automotive Math and Motor Control Library (AMMCLib)
•FreeMASTER 2.0 runtime debugging tool
•Motor control application tuning (MCAT)
•Example code, GD3162 device driver notes, and GD31xx device driver reference
6 Getting to know the hardware
6.1 RDGD3162I3PH5EVB features
•Capability to perform double pulse and short-circuit tests on phase U using
KITGD316xTREVB and FlexGUI; see phase U schematics and FlexGUI pulse tab
(Figure 24 and Figure 25)
•Evaluation board designed for and populated with GD3162 gate drivers and protection
circuitry
•Capability to connect to HybridPACK drive type SiC specific modules for full
three-phase evaluation and development (see Figure 9 for specific module pin
placement)
•Daisy chain SPI communication × 3 - 2 channel (three high-side gate drivers and three
low-side gate drivers) or × 6 - 1 channel (all six gate drivers)
•Variable flyback VCC power supply with GND reference and variable negative VEE
supply
•Easy access power, ground, and signal test points
•2 × 32 Peripheral Component Interconnect Express (PCIe) socket for interfacing MCU
control (MPC5775B/E-EVB, MPC5777C-DEVB, or MPC57744P); see Figure 26 and
Figure 27
•Optional connection for DC bus voltage and current monitoring
•Phase current feedback connections
•Resolver signal connector
6.2 Kit featured components
6.2.1 Voltage domains, GD3162 pinout, logic header, and IGBT pinout
Low-voltage domain is an externally supplied 12 V DC (VPWR) primary supply for
non-isolated circuits, typically supplied by vehicle battery. A 5 V regulator supplies VDD
to GD3162 gate drive devices. The low-voltage domain includes the interface between
the MCU and GD3162 control registers and logic control.
Low-side driver and high-side driver domains are isolated high-voltage driver control
domains for SiC MOSFET or IGBT single phase connections and control circuits. Pins
on bottom of board are designed to easily connect to a compatible three-phase SiC
MOSFET or IGBT module.
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
6 / 38

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
Figure 2. RDGD3162I3PH5EVB three-phase inverter board voltage domains and interfaces
6.2.2 GD3162 pinout and MCU interface pinout
See GD3162 advanced IGBT/SiC gate driver data sheet for specific information about
pinout, pin descriptions, specifications, and operating modes. VSUP/VPWR DC supply
terminal is a low-voltage input connection for supplying power to the low-voltage
non-isolated die and related circuitry. Typically supplied by vehicle battery +12 V DC.
MCU connector is a 2 × 32-pin PCIe interface connector for use with either
MPC5775B/E-EVB or MPC5744P or MPC5777C 32-bit MCU board or any other MCU of
preference. An MCU is needed for SPI communication and control of advanced IGBT/SiC
gate drive devices (GD3162).
KITGD316xTREVB included with the kit can be attached to this board at bottom of dual
row header pin interface. All gate drivers can be accessed via SPI control using FlexGUI
software.
Note: Double pulse and short-circuit tests can be conducted on phase U only. See
FlexGUI pulse tab Figure 24 and Figure 25.
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
7 / 38

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
Figure 3. Gate driver pinout and board interface connection PCIe 2 × 32
Pin Name Function
A1 VDDA voltage reference resolver circuit
A2 GNDA1 analog ground
A3 PH_U_I current feedback phase U
A4 PH_V_I current feedback phase V
A5 PH_W_I current feedback phase W
A6 n.c. not connected
A7 n.c. not connected
A8 SIN_OUT_RSLV sine resolver signal
A9 COS_OUT_RSLV cosine resolver signal
A10 n.c. not connected
A11 GNDA4 analog ground
A12 VCC_PER 5.0 V MCU not connected
Table 1. PCIe connector pin definitions
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
8 / 38

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
Pin Name Function
A13 GND2 ground
A14 PWMHU pulse width modulation (PWM) high-side phase U
A15 PWMLU pulse width modulation low-side phase U
A16 PWMHV pulse width modulation high-side phase V
A17 PWMLV pulse width modulation low-side phase V
A18 PWMHW pulse width modulation high-side phase W
A19 PWMLW pulse width modulation low-side phase W
A20 GSENLU GD3162 gate strength enable low-side phase U
A21 GSENHU GD3162 gate strength enable high-side phase U
A22 GSENLV GD3162 gate strength enable low-side phase V
A23 GSENHV GD3162 gate strength enable high-side phase V
A24 GSENLW GD3162 gate strength enable low-side phase W
A25 GSENHW GD3162 gate strength enable high-side phase W
A26 INTB_HS GD3162 fault reporting for high-side gate drive devices
A27 INTB_LS GD3162 fault reporting for low-side gate drive devices
A28 INTA_HU GD3162 fault reporting and real-time monitoring high-side phase U
A29 INTA_LU GD3162 fault reporting and real-time monitoring low-side phase U
A30 CSBH chip select bar to high gate drive devices
A31 INTA_HV GD3162 fault reporting and real-time monitoring high-side phase V
A32 INTA_LV GD3162 fault reporting and real-time monitoring low-side phase V
B1 VREF voltage reference from MCU
B2 GNDA2 analog ground
B3 IDC_BUS optional DC bus current measurement from DC bus current filter
B4 VBUS_DIV optional DC bus voltage divider monitoring (not used by default)
B5 n.c. not connected
B6 n.c. not connected
B7 n.c. not connected
B8 SIN_N_OUT_RSLV sine resolver signal
B9 COS_N_OUT_RSLV cosine resolver signal
B10 n.c. not connected
B11 GNDA3 analog ground
B12 MCU_VCC MCU VCC regulator voltage
B13 GND1 ground
B14 AOUTHU GD3162 analog output signal high-side U phase
B15 AOUTLU GD3162 analog output signal low-side U phase
B16 AOUTLV GD3162 analog output signal low-side V phase
Table 1. PCIe connector pin definitions...continued
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
9 / 38

NXP Semiconductors UM11802
RDGD3162I3PH5EVB three-phase inverter reference design
Pin Name Function
B17 AOUTHV GD3162 analog output signal high-side V phase
B18 AOUTLW GD3162 analog output signal low-side W phase
B19 RES_REF resolver reference voltage
B20 SW_RUN signal from onboard switch demo mode
B21 MISO_MICRO SPI slave out signal
B22 MOSI_MICRO SPI slave in signal
B23 SCLK SPI clock
B24 CSBL chip select bar to low-side gate drivers
B25 AOUTHW GD3162 analog output signal high-side W phase
B26 INTA_HW GD3162 fault reporting and real-time monitoring high-side phase W
B27 INTA_LW GD3162 fault reporting and real-time monitoring low-side phase W
B28 FSENB fail-safe state enable bar
B29 FSSTATEL fail-safe state low-side
B30 FSSTATEH fail-safe state high-side
B31 VPWR VPWR/VSUP 12 V voltage supply (low-voltage domain)
B32 GNDP ground connection (low-voltage domain)
Table 1. PCIe connector pin definitions...continued
UM11802 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User manual Rev. 1 — 10 June 2022
10 / 38