Quatech ES-100D User manual

ES-100
EIGHT CHANNEL RS-232 ASYNCHRONOUS
ADAPTER CARD
for ISA compatible machines
User's Manual
QUATECH, INC. TEL: [phone]
5675 Hudson Industrial Parkway FAX: [phone]
Hudson, Ohio 44236 http://www.quatech.com
INTERFACE CARDS FOR IBM PC/AT AND PS/2

Warranty Information
Quatech Inc. warrants the ES-100 to be free of defects for
one (1) year from the date of purchase. Quatech Inc. will repair or replace any
adapter that fails to perform under normal operating conditions and in accordance
with the procedures outlined in this document during the warranty period. Any
damage that results from improper installation, operation, or general misuse voids
all warranty rights.
The authors have taken due care in the preparation of this document and any
associated software program(s). In no event will Quatech Inc. be liable for
damages of any kind, incidental or consequential, in regard to or arising out of the
performance or form of the materials presented herein and in the program(s)
accompanying this document. No representation is made regarding the suitability
of this product for any particular purpose.
Quatech Inc. reserves the right to edit or append to this document or the product(s)
to which it refers at any time and without notice.
Please complete the following information and retain for your records. Have this
information available when requesting warranty service.
Serial Number:
Communication ISA Adapter
Eight Channel RS-232 AsynchronousProduct Description:
ES-100
Model Number:
Date of purchase:
Quatech Inc., ES-100 Manual

The information contained in this document cannot be reproduced in any form
without the written consent of Quatech, Inc. Likewise, any software programs
that might accompany this document can be used only in accordance with any
license agreement(s) between the purchaser and Quatech, Inc. Quatech, Inc.
reserves the right to change this documentation or the product to which it refers at
any time and without notice.
The authors have taken due care in the preparation of this document and every
attempt has been made to ensure its accuracy and completeness. In no event will
Quatech, Inc. be liable for damages of any kind, incidental or consequential, in
regard to or arising out of the performance or form of the materials presented in
this document or any software programs that might accompany this document.
Quatech, Inc. encourages feedback about this document. Please send any written
comments to the Technical Support department at the address listed on the cover
page of this document.
Copyright ©2004 by
Quatech Inc.
5675 Hudson Industrial Parkway
Hudson, Ohio 44236
All rights reserved. Printed in the U.S.A.
Quatech Inc, ES-100 Manual

Compliances - Electromagnetic Emissions
EC - Council Directive 89/336/EEC
This equipment has been tested and found to comply with the limits of the
following standards for a digital device:
EN50081-1 (EN55022, EN60555-2, EN60555-3)
EN50082-1 (IEC 801-2, IEC 801-3, IEC 801-4)
Type of Equipment: Information Technology Equipment
Equipment Class: Commercial, Residential, & Light Industrial
FCC - Class B
This equipment has been tested and found to comply with the limits for a Class B
digital device, pursuant to part 15 of the FCC Rules. These limits are designed to
provide reasonable protection against harmful interference in a residential
installation. This equipment generates, uses and can radiate radio frequency
energy and if not installed and used in accordance with the instructions, may cause
harmful interference to radio communications. However, there is no guarantee
that interference will not occur in a particular installation, If this equipment does
cause harmful interference to radio or television reception, which can be
determined by turning the equipment off and on, the user is encouraged to try to
correct the interference by one or more of the following measures:
Reorient or relocate the receiving antenna.
Increase the separation between the equipment and receiver.
Connect the equipment into an outlet on a circuit different from that to
which the receiver is connected.
Consult the dealer or an or an experienced radio/TV technician for help.
This equipment has been certified to comply with the limits for a Class B
computing device, pursuant to FCC Rules. In order to maintain compliance with
FCC regulations, shielded cables must be used with this equipment. Operation
with non-approved equipment or unshielded cables is likely to result in
interference to radio and TV reception. The user is cautioned that changes and
modifications made to the equipment without the approval of the manufacturer
could void the user's authority to operate this equipment.
ES-100
User's Manual
Quatech Inc., ES-100 Manual

1. GENERAL INFORMATION
The Quatech, Inc. ES-100D provides eight RS-232 asynchronous serial
communication interfaces for IBM-compatible personal computer systems using
the 16-bit ISA (Industry Standard Architecture) expansion bus.
The ES-100D's serial ports are implemented using 16450 Universal
Asynchronous Receiver/Transmitters (UARTs). For higher performance, 16550
UARTs can be installed in place of the 16450 UARTs. The 16550 contains a
hardware buffer that reduces processing overhead. Software must be aware of the
16550 UART for the device's extra capabilities to be used, otherwise it will act as
a 16450 UART. The 16550 is suggested for multitasking environments and for
applications involving high data rates.
The ES-100D is highly flexible with respect to addressing and interrupt
level use. The serial ports are addressed in a contiguous block that can be placed
anywhere within the range of 0000 hex to FFFF hex, and available interrupt levels
include IRQ2 to IRQ7, IRQ10 to IRQ12, IRQ14, or IRQ15.
All ports on the ES-100D share one interrupt level. A special interrupt
status register is provided to allow controlling software to manage the shared
interrupt level. The shared interrupt feature minimizes the system resources
consumed by the adapter.
In order to support the use of the shared interrupt feature of the ES-100D,
Quatech has developed device drivers for several popular operating systems and
environments. The sales department can be contacted for details on current
offerings.
Quatech ES-100D User's Manual 1

2. INSTALLATION
If the default address and interrupt settings are sufficient, the ES-100D can
be quickly installed and put to use. The factory defaults are listed in Figure 1.
3338 hexSerial 8
3330 hexSerial 7
3328 hexSerial 6
3320 hexSerial 5
3318 hexSerial 4
3310 hexSerial 3
3308 hexSerial 2
3300 hexSerial 1
IRQADDRESSPORT
Figure 1 --- Default address and IRQ settings for ES-100D
The output of the ES-100D is a 78-pin D-connector. A cable is provided
to convert the D-78 into eight standard male D-25 connectors with all control
signals provided to each port (RTS, DTR, CTS, DSR, DCD, and RI). See section
V of this manual for connector details.
1. If the default settings are correct, skip to step 2, otherwise refer to sections
III and IV of this document for detailed information on how to set the
address and IRQ level.
2. Turn off the power of the computer system in which the ES-100D is to be
installed.
3. Remove the system cover according to the instructions provided by the
computer manufacturer.
4. Install the ES-100D in any vacant expansion slot. The board should be
secured by installing the Option Retaining Bracket (ORB) screw.
5. Replace the system cover according to the instructions provided by the
computer manufacturer.
Attach and secure the cable connectors to the desired equipment.
2Quatech ES-100D User's Manual

(Diagram not to scale)
SW1 SW2
Set addresses here
(SW1, SW2)
IRQ2
IRQ3
IRQ4
IRQ5
IRQ6
IRQ7
IRQ10
IRQ11
IRQ12
IRQ14
IRQ15
J2
Set IRQ level here
(J2)
QUATECH INC. ES-100D
16450/16550
16450/16550
16450/16550
16450/16550
16450/16550
16450/16550
16450/16550
16450/16550
clock
Figure 2 --- Diagram of ES-100D
Quatech ES-100D User's Manual 3

3. ADDRESSING PORTS
Setting the address
The base address of the ES-100D is set using the two DIP switch packs.
When setting the address selection switches, a switch in the "ON" position
specifies that the corresponding address line must be a logic 0 for the port to be
selected. Similarly, a switch in the "OFF" position forces the corresponding
address line to be a logic 1 for the port to be selected.
A full sixteen bit address decode is implemented to reduce the chance of
address conflicts with other adapters in the system. The base address of the
ES-100D can be set anywhere in the range of 0000 hex to FFFF hex. Each serial
port on the ES-100D uses 8 consecutive I/O locations. The ports reside in a
contiguous block of I/O space in eight byte increments, for a total of 64
contiguous bytes. This is shown in Figure 3.
Base Address + 56 to Base Address + 63Serial 8
Base Address + 48 to Base Address + 55Serial 7
Base Address + 40 to Base Address + 47Serial 6
Base Address + 32 to Base Address + 39Serial 5
Base Address + 24 to Base Address + 31Serial 4
Base Address + 16 to Base Address + 23Serial 3
Base Address + 8 to Base Address + 15Serial 2
Base Address + 0 to Base Address + 7Serial 1
ADDRESS RANGEPORT
Figure 3 --- Port address map
Switch SW1 and the first four positions of switch SW2 select address lines
A15 through A6. The fifth position of SW2 is not used. The remaining address
lines, A5 - A0, are used by the UART to select the register being accessed.
The sixth position on SW2 is used to enable or disable the interrupt status
register (see page 7).
Figure 4 shows how the switches on the ES-100D represent the address
values for serial ports. This figure can be used to explain the examples shown in
Figure 5.
4Quatech ES-100D User's Manual

two, and one, hence the maximum value of 8+4+2+1 = 15.
A serial port's address is a 16-bit quantity that is most often expressed
in four hexadecimal (base 16) digits. A hex digit can hold a value from 0 to
15 (decimal), and is made up of four binary bits given weights of eight, four,
A possible serial port address is 5240 hex. The example below shows
how the hex digits are broken down into binary bits.
Bit weight
Binary bits
Sum of bits
Hex digits 240
5
8 4 2 1 8 4 2 1 8 4 2 1 8 4 2 1
0+4+0+1 0+0+2+0 0+4+0+0 0+0+0+0
0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0
0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0
These address bits are set by the switches.
All other bits are considered to be zero.
Figure 4 --- Examination of a serial port base address
Switch on
bit = 0
Switch off
bit = 1
Position 6 of SW2 is used to enable or
disable the interrupt status register.
Factory default setting --- 0300 hex
ON
200
0
1
123456
SW2
0000
0
0
3
123456
SW1
0
0
(no digits)
Another Example --- 5AC0 hex
ON
2 0 8 4
C
123456
SW2
8001
5
4
A
123456
SW1
0
0
(no digits)
A5-A0 are zero for the base address.
Position 5 of SW2 is not used.
Figure 5 --- Serial port base I/O address selection switches
Quatech ES-100D User's Manual 5

4. INTERRUPT LEVEL (IRQ)
The ES-100D allows the use of any interrupt level in the range IRQ2 to
IRQ7, IRQ10 to IRQ12, IRQ14, or IRQ15, selected using jumper pack J2. In
Figure 6, the factory default setting of IRQ3 is shown. To select a different IRQ,
move the jumper to the appropriate position on J2.
12345678 91011
IRQ7 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6
IRQ11 IRQ12 IRQ14
IRQ15
IRQ10
13 14 15 16 17 18 19 20 21 22
12
Default is IRQ 3
---
J2
Figure 6 --- Interrupt level (IRQ) selection
Interrupt Sharing
All ports on the ES-100D share the same interrupt level. In addition, an
interrupt sharing circuit allows the ES-100D to share its interrupt with another
Quatech adapter supporting sharable interrupts. In either case, the software
driving the serial ports must determine which port or ports are requesting service
when an interrupt is generated.
The ES-100D signals a hardware interrupt when any port requires service.
The interrupt signal is maintained until no port requires service. Because the ISA
bus is edge-sensitive, this behavior forces the interrupt service routine to ensure
that all ports are checked before exiting. A way to do this is to poll each port until
an interrupting port is found. After servicing the port, all ports should be checked
again. If any interrupting port is left unserviced the ES-100D will be unable to
signal any further interrupts.
Interrupt Status register
The ES-100D is equipped with an interrupt status register which can be
used to simplify the servicing of shared interrupts. If this feature is enabled, the
read-only interrupt status register is accessed in place of the scratchpad of any
given UART at base address + 7. Virtually no commercially available software
makes use of the scratchpad register. The choice of using the interrupt status
register or the UART scratchpads is made using position 6 of switch SW2 as
shown in Figure 7.
6Quatech ES-100D User's Manual

ON
123456
SW2
ON
123456
SW2
Slide position 6 of SW2 toward the top of the ES-100D to enable the
interrupt status register, or toward the bottom of the ES-100D to disable it.
Scratchpad Register
Interrupt Status Register
Figure 7 --- Enabling the Interrupt Status Register
When a hardware interrupt occurs, reading the interrupt status register
will return the interrupt status of the entire ES-100D, as shown in Figure 8.
Individual bits are cleared as the interrupting ports are serviced. The interrupt
service routine must ensure that the interrupt status register reads zero before
exiting, or the ES-100D will be unable to signal subsequent interrupts.
An I/O write to the interrupt status register will cause another hardware
interrupt to be generated if the interrupt status register is non-zero. The value
written is ignored and has no effect on the contents of the interrupt status register.
1 if interrupt pending on Serial 10
1 if interrupt pending on Serial 21
1 if interrupt pending on Serial 32
1 if interrupt pending on Serial 43
1 if interrupt pending on Serial 54
1 if interrupt pending on Serial 65
1 if interrupt pending on Serial 76
1 if interrupt pending on Serial 87 (MSB)
DESCRIPTIONBIT
Figure 8 --- Interrupt Status Register contents
Quatech ES-100D User's Manual 7

(This page intentionally left blank.)
8Quatech ES-100D User's Manual

5. EXTERNAL CONNECTIONS
RS-232-C devices are classified by their function as either Data Terminal
Equipment (DTE) or Data Communication Equipment (DCE). Generally, data
terminal equipment is defined as the communication source and data
communication equipment is defined as the device that provides a communication
channel between two DTE-type devices.
Telephone
line
DCE
DCE
DTE
DTE RS-232-C
RS-232-C
Modem
Modem
Terminal
Terminal
Figure 9 --- Use of DTEs and DCEs in a communications link
DTE- and DCE-type devices have complementary pinouts to allow
terminals and modems to be connected directly using a one-to-one cable as shown
in Figure 10. In many applications, DCEs are unnecessary, and in these cases a
cable called a "null modem cable" or "modem eliminator cable" is used to directly
connect two DTE-type devices. A typical null modem cable is also shown in
Figure 10.
RxD
TxD
RTS
CTS
DTR
DSR
DCD
GND
(3)
(2)
(4)
(5)
(20)
(6)
(8)
(22)
(7)
RI
TxD
RxD
CTS
RTS
DSR
DTR
DCD
GND
(3)
(2)
(4)
(5)
(20)
(6)
(8)
(22)
(7)
RI
RxD
TxD
RTS
CTS
DTR
DSR
DCD
GND
(3)
(2)
(4)
(5)
(20)
(6)
(8)
(22)
(7)
RI
DCD
GND
(8)
(22)
(7)
Typical DTE-to-DCE cable
RI
DCD
GND
RxD
TxD
RTS
CTS
DTR
DSR
(3)
(2)
(4)
(5)
(20)
(6)
(8)
(22)
(7)
RI
DCD
GND
(8)
(22)
(7)
RxD
TxD
RTS
CTS
DTR
DSR
(3)
(2)
(4)
(5)
(20)
(6)
Typical DTE-to-DTE null modem cable
Figure 10 --- Cabling requirements for RS-232-C devices
(cables using 25-pin connectors shown)
Quatech ES-100D User's Manual 9

Channel Output Configuration
The ES-100D connects to peripheral equipment through a single female
D-78 connector, or using the adapter cable, eight male D-25 connectors. The
standard serial port connections are listed in Figure 11. Unlisted pins are not used
and not connected.
759720754715GND
2278223922732234RI
858819853814DCD
677638672633DSR
2057201820522013DTR
576537571532CTS
456417451412RTS
355316350311RxD
275236270231TxD
D-25D-78D-25D-78D-25D-78D-25D-78
Serial 8Serial 7Serial 6Serial 5RS-232 Signal
Description
74971074475GND
2268222922632224RI
8488984384DCD
667628662623DSR
20472082042203DTR
566527561522CTS
4464744142RTS
3453634031RxD
265226260221TxD
D-25D-78D-25D-78D-25D-78D-25D-78
Serial 4Serial 3Serial 2Serial 1RS-232 Signal
Description
Figure 11 --- ES-100D connector definitions
10 Quatech ES-100D User's Manual

D-78 connector
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
41
42
43
44
45
46
47
48
49
50
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
51
52
53
54
55
56
57
58
59
75
76
77
78
20
21
22
23
24
25
14
15
16
17
18
19
1
2
3
4
5
6
7
8
9
10
11
12
13
D-25 connectors on
the adapter cable
Dashed lines delineate channels
Pins 25, 30, 35, 64, 69, 74 unused
Figure 12 --- ES-100D output connectors
Quatech ES-100D User's Manual 11

6. SERIAL PORT FUNCTIONAL DESCRIPTION
This section contains information intended for advanced users planning to
do custom programming with the ES-100D. The information presented here is a
technical description of the interface to the 16450 or 16550 UART.
The 16450 UART is an improved functional equivalent of the 8250
UART, performing serial-to-parallel conversion on received data and
parallel-to-serial conversion on output data. Designed to be compatible with the
16450, the 16550 UART enters character (non-FIFO) mode on reset. In this
mode, the 16550 appears as a 16450 to application software.
An additional mode, FIFO mode, can be invoked through software to
reduce CPU overhead. FIFO mode increases performance by providing two
16-byte hardware buffers, one for transmit and one for receive. This can reduce
the frequency of interrupts issued to the CPU by the UART.
Other features of the 16450 and 16550 include:
|Programmable baud rate, character length, parity, and
number of stop bits.
|Automatic control of start, stop, and parity bits.
|Independent and prioritized interrupts.
|Transmit clock output / receive clock input.
The ES-100D's serial ports are controlled by 16450 or 16550 UARTs. The
serial ports will generate interrupts in accordance with the bits set in the interrupt
enable register of the UARTs. In order to maintain compatibility with earlier
personal computer systems, the user-defined output OUT2 is used as an external
interrupt enable and must be set active for interrupts to be generated. OUT2 is
accessed through the UART's MODEM control register.
The following pages provide a brief summary of the internal registers
available within the 16450 and 16550 UARTs. Registers and functions specific to
the 16550 will be indicated with boldface italic notations.
12 Quatech ES-100D User's Manual

Accessing the Serial Port registers
Figure 13 lists the address map for the 16450 and 16550 UARTs. Each
register can be accessed by reading from or writing to the proper I/O address.
This I/O address is determined by adding an offset to the base address set for the
particular serial port. The base address is set using DIP switches on the ES-100D
(see section III).
Notice that two locations access different registers depending on whether
an I/O read or I/O write is attempted. Address [base+0] accesses the receive
buffer on an I/O read, or the transmit buffer on an I/O write. Address [base+2]
accesses the Interrupt Identification register on an I/O read or the FIFO control
register (16550 only) on an I/O write. Also, notice that if address [base+0] or
[base+1] is used with the DLAB bit from the Line Control Register set to '1', the
baud rate divisor latches are accessed.
NOTE: All figures displaying bitmapped registers are
formatted such that bit 7 is the high-order bit.
* DLAB in Line Control Register must be set to access baud rate divisor latch.
(X = don't care)
Baud rate divisor latch (MSB) *Base + 11
Baud rate divisor latch (LSB) *Base + 01
ScratchpadBase + 7X
MODEM statusBase + 6X
Line statusBase + 5X
MODEM controlBase + 4X
Line controlBase + 3X
Interrupt identification (read) (16450 and 16550)
FIFO control (write) (16550 only)
Base + 2X
Interrupt enableBase + 10
Receive buffer (read)
Transmit holding register (write)
Base + 00
I/O AddressDLAB
Register DescriptionUART Addressing
Figure 13 --- Serial port register address map for 16450/16550 UART
Quatech ES-100D User's Manual 13

INTERRUPT ENABLE REGISTER
This register is located at I/O address [base+1]. It enables the five types of
UART interrupts. Interrupts can be totally disabled by setting all of the enable
bits in this register to a logic 0. Setting any bit to a logic 1 enables that particular
interrupt.
ETBEI --- Received Data Available Interrupt:
When set (logic 1), enables interrupt on received data available. For 16550 FIFO
mode, interrupts are also enabled for receive FIFO trigger level reached and for receive
timeout.
0
ETBEI --- Transmitter Holding Register Empty Interrupt:
When set (logic 1), enables interrupt on transmitter holding register empty.
1
ELSI --- Receiver Line Status Interrupt:
When set (logic 1), enables interrupt on overrun, parity, framing errors, and break
indication.
2
EDSSI --- MODEM Status Interrupt:
When set (logic 1), enables interrupt on clear to send, data set ready, ring indicator, and
data carrier detect.
3
0 --- reserved4
0 --- reserved5
0 --- reserved6
0 --- reserved7
DESCRIPTIONBIT
Figure 14 --- Interrupt Enable Register bit definitions
INTERRUPT IDENTIFICATION REGISTER
This read-only register is located at I/O address [base+2]. When this
register is read, the UART freezes all interrupts and indicates the highest priority
interrupt. During this time, new interrupts are detected by the UART, but are not
reported in this register until the access completes.
For the 16550 only, this register can be used to indicate whether the FIFO
mode is engaged by examining bits 6 and 7.
14 Quatech ES-100D User's Manual

IP --- Interrupt pending:
When logic 0, indicates that an interrupt is pending and the contents of the interrupt
identification register may be used to determine the interrupt source. See Figure 16.
0
IID0 ---
1
IID1 ---
2
Interrupt Identification:
Indicates highest priority interrupt pending if any. See Figure 16.
NOTE: IID2 is always a logic 0 on the 16450 or in non-FIFO mode on the 16550.
IID2 ---
3
0 --- reserved4
0 --- reserved5
FFE --- FIFO enable: (16550 only)
When logic 1, indicates FIFO mode enabled. Always logic 0 for the 16450.
6
FFE --- FIFO enable: (16550 only)
When logic 1, indicates FIFO mode enabled. Always logic 0 for the 16450.
7
DESCRIPTIONBIT
Figure 15 --- Interrupt Identification Register bit definitions
Figure 16 gives the detail of the IIDx bits in the Interrupt Identification
Register. These bits are examined to determine the source of an interrupt.
MODEM Status: Indicates clear to send, data set ready, ring indicator, or
data carrier detect have changed state. The interrupt is cleared by reading the
MODEM status register.
4th0000
Transmitter Holding Register Empty: Indicates the transmitter holding
register is empty. The interrupt is cleared by reading the interrupt
identification register or writing to the transmitter holding register. (Indicates
transmit FIFO empty for 16550.)
3rd0100
Character Timeout (16550 FIFO mode only): Indicates no characters have
been removed from or input to the receiver FIFO for the last four character
times and there is data present in the receiver FIFO. The interrupt is cleared by
reading the receiver FIFO.
2nd0011
Received Data Ready (16450 or 16550):Indicates receive data available.
The interrupt is cleared by reading the receive buffer. In 16550 FIFO mode,
indicates the receiver FIFO trigger level has been reached. The interrupt is
reset when the FIFO drops below the trigger level.
2nd0010
Receiver Line Status: Indicates overrun, parity, framing errors or break
interrupts. The interrupt is cleared by reading the line status register.
1st0110
None
N/A1don't care
012
Interrupt TypePriorityIPIIDx bits
Figure 16 --- Interrupt Identification Register bit decoding
Quatech ES-100D User's Manual 15