EnglishDeutsch
 logo
Brands
  1. Home
  2. •
  3. Brands
  4. •
  5. Renesas
  6. •
  7. Motherboard
  8. •
  9. Renesas ZL2005PEVK4 User manual

Renesas ZL2005PEVK4 User manual

This manual suits for next models

1

Other Renesas Motherboard manuals

Renesas RA6 Series User manual

Renesas

Renesas RA6 Series User manual

Renesas ISL9123xIIx-EVZ User manual

Renesas

Renesas ISL9123xIIx-EVZ User manual

Renesas ISL91117IIA-EVZ User manual

Renesas

Renesas ISL91117IIA-EVZ User manual

Renesas ISL8560EVAL2Z User manual

Renesas

Renesas ISL8560EVAL2Z User manual

Renesas ISL94202EVKIT1Z User manual

Renesas

Renesas ISL94202EVKIT1Z User manual

Renesas ZMOD4510-EVK User manual

Renesas

Renesas ZMOD4510-EVK User manual

Renesas ZSPM4121 Operating and installation instructions

Renesas

Renesas ZSPM4121 Operating and installation instructions

Renesas RSSKRX23E-B User manual

Renesas

Renesas RSSKRX23E-B User manual

Renesas ISL59482EVAL1Z User manual

Renesas

Renesas ISL59482EVAL1Z User manual

Renesas ZMOD4510 User manual

Renesas

Renesas ZMOD4510 User manual

Renesas 8V19N850 User manual

Renesas

Renesas 8V19N850 User manual

Renesas RZ/G2L User guide

Renesas

Renesas RZ/G2L User guide

Renesas PG-FP6 User manual

Renesas

Renesas PG-FP6 User manual

Renesas RTKA489204DK0000BU User manual

Renesas

Renesas RTKA489204DK0000BU User manual

Renesas P9243-GB-EVK User manual

Renesas

Renesas P9243-GB-EVK User manual

Renesas RA6 Series User manual

Renesas

Renesas RA6 Series User manual

Renesas ISL28022EVKIT1Z User manual

Renesas

Renesas ISL28022EVKIT1Z User manual

Renesas DA9068 User manual

Renesas

Renesas DA9068 User manual

Renesas RL78/G11 User manual

Renesas

Renesas RL78/G11 User manual

Renesas RTKA211820DE0000BU User manual

Renesas

Renesas RTKA211820DE0000BU User manual

Renesas M3A-HS71 User manual

Renesas

Renesas M3A-HS71 User manual

Renesas ISL29501-ST-EV1Z User manual

Renesas

Renesas ISL29501-ST-EV1Z User manual

Renesas 8V9705 Series User manual

Renesas

Renesas 8V9705 Series User manual

Renesas QB-R5F10Y16-TB User manual

Renesas

Renesas QB-R5F10Y16-TB User manual

Popular Motherboard manuals by other brands

DFI SD170 user manual

DFI

DFI SD170 user manual

ASROCK ROMED8-2T user manual

ASROCK

ASROCK ROMED8-2T user manual

Asus P2L97A user manual

Asus

Asus P2L97A user manual

Winmate IC70 user manual

Winmate

Winmate IC70 user manual

Asus MES-B user manual

Asus

Asus MES-B user manual

Grantech SYS8F377VGGA-3OMN user manual

Grantech

Grantech SYS8F377VGGA-3OMN user manual

Telit Wireless Solutions SL869-3DR user guide

Telit Wireless Solutions

Telit Wireless Solutions SL869-3DR user guide

Texas Instruments ADS8372EVM user guide

Texas Instruments

Texas Instruments ADS8372EVM user guide

Commell MS-C73 user manual

Commell

Commell MS-C73 user manual

Gigabyte GA-9IVDT user manual

Gigabyte

Gigabyte GA-9IVDT user manual

IBT Technologies MB860 user manual

IBT Technologies

IBT Technologies MB860 user manual

Nvidia TEGRA DG-04927-001_V01 user guide

Nvidia

Nvidia TEGRA DG-04927-001_V01 user guide

Intel D33217CK specification

Intel

Intel D33217CK specification

Asus F1A55-M LX PLUS R2.0 user manual

Asus

Asus F1A55-M LX PLUS R2.0 user manual

EPC EPC9147C quick start guide

EPC

EPC EPC9147C quick start guide

Asus EX-B760M-V5 D4 quick start guide

Asus

Asus EX-B760M-V5 D4 quick start guide

EPOX MU-8KHA0010 user manual

EPOX

EPOX MU-8KHA0010 user manual

Ski-Doo Bombardier MPEM 219 700 090 user guide

Ski-Doo

Ski-Doo Bombardier MPEM 219 700 090 user guide

https://manuals.online logo
https://manuals.online logoBrands
  • About & Mission
  • Contact us
  • Privacy Policy
  • Terms and Conditions

Copyright 2026 Manuals.Online. All Rights Reserved.

ZL2005PEVK4
10A Evaluation Board
USER MANUAL
AN1464 Rev.1.2 Page 1 of 18
May 7, 2009 © 2009 Renesas Electronics
AN1464
Rev.1.2
May 7, 2009
ZL2005PEVK4 10A Evaluation Board
Description
The ZL2005P is an innovative mixed-signal power
management and conversion IC that combines a
compact, efficient, synchronous buck controller,
adaptive drivers and key power and thermal
management functions in a single package. The FG
ZL2005PEVK4 platform allows evaluation of the
features in the highly-configurable ZL2005P via the
SMBus interface using PMBuscommands. The PMBus
command set is accessed by using Zilker Labs
evaluation software from a PC running Microsoft
Windows.
This evaluation board is meant to enable rapid
evaluation of the functionality of the ZL2005P in a 10A
configuration. It has been optimized for ease of
evaluation across a wide range of input and output
conditions. This FG ZL2005PEVK4 platform is provided
as a reference design.
Features
•PMBus
TM control via SMBusTM
• Pin-strap selection for stand-alone operation
•V
OUT settable from +0.8V to +3.3V
•rDS(ON) sensing
• Convenient power connection
• Onboard enable switch
• Power-good indicator
• External temperature sensor
Target Specifications
This board has been designed for the following
conditions:
•V
IN = 12V (Board range 4.5V to 13.2V)
•V
OUT = 1.2V (Board range is 0.8V to 3.3V)
•I
OUT = 0A to 10A
•F
SW = 600kHz
•Outputripple:<1%
• Dynamic response: 4% (7.5A to 10A step) @ 2.5V
• Temperature: +25°C
ZL2005P
SMBus
EN
POWER IN
POWER OUT
Address
select
FIGURE 1. FG ZL2005PEVK4 BLOCK DIAGRAM
ZL2005PEVK4 USER MANUAL
AN1464 Rev.1.2 Page 2 of 18
May 7, 2009
Functional Description
The FG ZL2005PEVK4 provides the circuit required to
demonstrate the features of the ZL2005P in a 10A
configuration. The FG ZL2005PEVK4 has a
functionally-optimized layout that allows highly-efficient
operation to its maximum output current (see Figure 2).
The input power connection is provided through banana
jack terminals. Stand-alone operation of the ZL2005P is
achieved by factory installed pin-strap settings and
pre-configuration via PMBus commands. PMBus protocol
communication is performed via a SMBus interface using
an external USB to SMBus adaptor. PMBus commands
can be used to modify the settings of the evaluation
platform.
Figure 3 shows the ZL2005P circuit schematic. The circuit
consists of the ZL2005P power conversion and
management IC with its minimal component count.
The input voltage connection is made at J1 which is
labeled VIN±. J2 is the output connector for the output
voltage, VOUT±. The VIN± and VOUT± connections are
rated to 10A.
Figure 4 shows the FG ZL2005PEVK4 interface
schematic. It contains various circuits that interface to
the ZL2005P’s circuit. The hardware enable function is
controlled by a toggle switch (SW1) on the FG
ZL2005PEVK4 board. External temperature is monitored
from a 2N3904 transistor (Q3) connected to the XTEMP
pin. This external temperature is read with the
READ_TEMPERATURE_2 PMBusTM command. The power
good status is indicated by the PG LED at D11. The PG
LED indicates the correct state of the power good signal
when power is applied to the FG ZL2005PEVK4 board.
The right angle headers at opposite ends of the board
(J10 and J11) are available to daisy chain multiple
boards. The SMBus and Enable signals are passed
between these connectors. All header pins and switch
positions are labeled on the FG ZL2005PEVK4 board’s
silkscreen as shown in Figure 5.
The ZL2005P SMBusTM address is set by the jumper
applied to J12. The SA1 pin is strapped by an 11kΩ
resistor to ground. The J12 jumper applies a different
resistor to the SA0 pin to achieve the indicated SMBus
address settings. Note that power must be cycled to set a
new address.
Refer to Figures 5 through 10 for component placement
and board layout. The board layout has been optimized
for two-sided component area and thermal performance.
For ZL2005P circuit layout design considerations refer to
Zilker Labs Application Note AN10 (Reference 1 on
page 18).
Operation
Stand-Alone Operation
The FG ZL2005PEVK4 is easy to setup and operate. It is
configured, out of the box, to provide 1.2V at 10A from a
12V source. All input and output connections should be
made before turning the input supply on.
When the input power supply is turned on, and the
enable switch is set to enable, the ZL2005P will output
the configured voltage. A load can be applied to the
output and the circuit can be tested.
PMBus Operation
The ZL2005P utilizes the PMBus protocol. The PMBus
functionality can be accessed via USB from a PC running
the Zilker Labs Evaluation software on a Windows XP or
Windows 2000/NT operating system.
Install the Zilker Labs Evaluation software using the CD
included in the FG ZL2005PEVK4 kit or download it from
the web at www.zilkerlabs.com.
For PMBus operation, connect a USB to SMBus adaptor
(J2) to the EVB (J10). Apply a USB cable between the
USB to SMBus adaptor and the PC. Connect the output of
the FG ZL2005PEVK4 to the desired load. Then connect
an appropriate power supply to the input. Place the
enable switch in “DISABLE” and turn on the power.
Invoke the ZL2005P interface software.
The Zilker Labs Evaluation software allows modification
of all ZL2005P PMBus parameters. Manually configure
the ZL2005P with the interface software or load a
predefined configuration from a configuration text file.
Use the mouse-over pop-ups for help with the Zilker Labs
Evaluation software. Refer to the Zilker Labs Application
Note AN13 (Reference 3 on page 18) for PMBus details.
The enable switch can then be moved to “ENABLE” and
the ZL2005P can be tested. Alternatively, the PMBus
commands ON_OFF_CONFIG and OPERATION may be
used to manipulate the enable state.
Modifying the FG ZL2005PEVK4
In order to design and test an alternative power train
circuit with the ZL2005P, choose a desired operating
conditions and power train. Enter the selected power
design parameters into Zilker Labs’ PID
calculation/simulation tool. The results from the
simulation tool provide appropriate compensation values
to configure the new ZL2005P circuit. Apply the new
power train circuit to the evaluation board. Power the
board and invoke the evaluation software. Then
configure the new PID coefficients using the “PMBus:
Basic” command page or loading a configuration text file
with the new compensation coefficients in it.
ZL2005PEVK4 USER MANUAL
AN1464 Rev.1.2 Page 3 of 18
May 7, 2009
Quick Start Guide
Stand-alone Operation
• Set enable switch (EN) to “DISABLE”
• Apply load to VOUT+/VOUT-
• Connect power supply to VIN+/VIN- (supply turned
off)
• Turn power supply on
• Set enable switch (EN) to “ENABLE”
• Test ZL2005P operation
PMBus Operation
• Insert the Zilker Labs Eval Software CD.
• Install the Eval Software by running setup.exe from
the PowerNavigator_installer folder on the CD.
• Connect a USB/SMBusTM adaptor (J2) to the EVB
(J10)
• Select a SMBus address with the jumper on J12.
• Connect supplied USB cable from computer to EVB
• Upon first time connection, the Found New Hardware
Wizard will appear. Select “No, Not this time” and
click Next.
• Select “Install from a list or specific location
(Advanced)” and click Next.
• Select “Search the best driver in these locations” and
only select the “Search removable media” option,
then click Next.
• If you encounter a popup warning during driver
installation, click the “Continue Anyway” button
• Follow steps 1 - 4 under Stand-alone Operation
• Invoke “PowerNavigator” from the Start menu under
Zilker Labs.
• Monitor and configure EVB using the informative
pages in the evaluation software.
• Test the ZL2005P operation.
Connect input
voltage here
Connect load
here
Connect SMBus
controller here
Connect other
eval boards here
PG LED EN Switch Address select
FIGURE 2. FG ZL2005PEVK4 EVALUATION BOARD
AN1464 Rev.1.2 Page 4 of 18
May 7, 2009
ZL2005PEVK4 USER MANUAL
Schematics
FIGURE 3. FG ZL2005PEVK4 CIRCUIT
VOUT
DGND
1
SYNC
2
SA0
3
SA1
4
ILIM1
6
SCL
7
SDA
8
SALRT
9
FC0
10
FC1
11
V0
12
V1
13
SS0
15
SS1
16
VT R K
17
VSEN
18
ISENB 19
ISENA 20
GL 22
PGN D 23
GH 25
BST 26
VR 21
VDD 27
V25 28
XT EMP 29
VADJ 30
MGN 31
EN 33
DLY0 34
DLY1 35
PG 36
ILIM0
5
UVLO
14
SW 24
CFG 32
SGND
37
U1
ZL2005P
Q3
2N3904
VIN
ISENB
C4
4.7uF
ISENA
GND_SIGNAL
VDD
Temperature Measurement
place near low side FET
J2
CON2_Banana
VIN
SYNC
Optional
C12
0. 1 u F
C8
47uF
6. 3V
SA0
GL
C9
47uF
6.3V
C10
47uF
6.3V
VOUT
SW
VTRK
PG
VOUT max set
to 3.3V
GND_SIGNAL
C5
1uF
VSENSE
GH
C3
4.7uF
BST
V25
1
5
2
3
4
6
7
8
Q1
BSZ130
1
5
2
3
4
6
7
8
Q2
BSZ035 C6
47uF
6.3V
L1
0.47uH
C7
47uF
6.3V
EN
SMBus A ddr es s
set by J12
(page 2)
D1
BAT54
SCL
SDA
SALRT
GND
R3
11k
R4
16.2k
R5
34. 8 k
VOUT
C2
22uF
C1
22uF
R1
0
C11
0.1uF
AN1464 Rev.1.2 Page 5 of 18
May 7, 2009
ZL2005PEVK4 USER MANUAL
FIGURE 4. FG ZL2005PEVK4 INTERFACE
Schematics (Continued)
C68
22uF
SD A
R1821.5k
R1719.6k
R1923.7k
R2026.1k
R2128.7k
VI
1
G
2
VO 3
G
4
U10
MIC2920A-3.3BS
J1
CON2_Banana
Place pullups near J11
D12
BAT54
To Next Rail
From Previous Rail
SY N C
EN _B US
+V i 2 c
D11
GRN
Q10
2N7002/SOT
R14
470
SAL R T
Backside
+Vi2c
EN _B US
PG
Ena ble o n PG _0
Ena ble O pe n
Ena ble o n B us
PG_ 0
SC L
Enable
Monitor
Disable
The ref erence designs contained in this document are f or ref erence and example purpose only .
THE REFERENCE D ESIGNS ARE PROVIDED "AS IS" AND "WITH ALL FAULTS" AND ZILKER
4301 WESTBANK DRIVE
BUILDING A, SUITE 100
AUSTIN, TEXAS 78746
ZILKER LABS, INC. CONFIDENTIAL AND PROPRIETARY
R15
10.0K
R11
10.0K
PG
VOU T
2
4
6
8
10
1
3
5
7
9
J10
HEADER 5X2
1
2
3
SW1
SW_SPDT
C67
22u F
D10
STPS20L45CG
D-2PAK
C63
180uF
16 V
R13
10.0K
R10
10.0K
2
4
6
8
10
1
3
5
7
9
J11
HEADER 5X2
R12
10.0K
+Vi2c
VIN
+Vi2c
SALRT
SDA
SCL VTRK
SYNC
EN
SA0
2
1
3
4
JP1
This regulator allows stand alone operation when not
using a USB dongle. When no USB dongle is applied,
this regualtor is supplying Vi2c current thus
efficiency measurements will be affected.
Addr
0x20
0x21
0x22
0x23
0x24
21
3 4
5 6
7 8
910
J12
HEADER 5x2 PIN
VIN
ZL2005PEVK4 USER MANUAL
AN1464 Rev.1.2 Page 6 of 18
May 7, 2009
Board Layout
FIGURE 5. FG ZL2005PEVK4 SILK SCREEN TOP
ZL2005PEVK4 USER MANUAL
AN1464 Rev.1.2 Page 7 of 18
May 7, 2009
FIGURE 6. FG ZL2005PEVK4 PCB TOP LAYER
Board Layout (Continued)
ZL2005PEVK4 USER MANUAL
AN1464 Rev.1.2 Page 8 of 18
May 7, 2009
FIGURE 7. FG ZL2005PEVK4 PCB INNER LAYER 1
Board Layout (Continued)
ZL2005PEVK4 USER MANUAL
AN1464 Rev.1.2 Page 9 of 18
May 7, 2009
FIGURE 8. FG ZL2005PEVK4 PCB INNER LAYER 2
Board Layout (Continued)
ZL2005PEVK4 USER MANUAL
AN1464 Rev.1.2 Page 10 of 18
May 7, 2009
FIGURE 9. FG ZL2005PEVK4 BOTTOM LAYER (TOP VIEW)
Board Layout (Continued)