Texas Instruments ADC12J2700EVM User manual

ADC12J2700EVM and ADC12J1600EVM User's
Guide
User's Guide
Literature Number: SLAU560
August 2014

Contents
1 Introduction......................................................................................................................... 4
2 Equipment........................................................................................................................... 6
2.1 Evaluation Board Feature Identification Summary ...................................................................... 6
2.2 Required Equipment......................................................................................................... 6
3 Setup Procedure.................................................................................................................. 8
3.1 Install the High Speed Data Converter (HSDC) Pro Software......................................................... 9
3.2 Install the Configuration GUI Software.................................................................................... 9
3.3 Connect the EVM and TSW14J56EVM................................................................................... 9
3.4 Connect the Power Supplies to the Boards (Power Off) ............................................................... 9
3.5 Connect the Signal Generators to the EVM (RF Signal Off)........................................................... 9
3.6 Turn On the TSW14J56EVM Power and Connect to the PC ........................................................ 10
3.7 Turn On the ADC12J2700EVM and ADC12J1600EVM Power Supplies and Connect to the PC............... 10
3.8 Turn On the Signal Generator RF Outputs ............................................................................. 10
3.9 Open the ADC12J2700EVM and ADC12J1600EVM GUI and Program the ADC and Clocks................... 10
3.10 Configure NCO Tab (if Decimation is Selected) ....................................................................... 12
3.11 Calibrate the ADC Device on the EVM.................................................................................. 13
3.12 Open the HSDC Software and Load the FPGA Image to the TSW14J56EVM.................................... 14
3.13 Verify the TSW14J56EVM Switch Settings, Initialize the JESD204B Link (CPU_RESET), and Verify
TSW14J56EVM Status LEDs............................................................................................. 14
3.14 Capture Data Using the HSDC Pro Software .......................................................................... 14
3.15 Re-Verify TSW14J56EVM Status LEDs................................................................................. 15
4 Device Configuration .......................................................................................................... 16
4.1 Supported JESD204B Device Features................................................................................. 16
4.2 Tab Organization........................................................................................................... 16
4.3 Low-Level Control.......................................................................................................... 16
5 Evaluation Troubleshooting................................................................................................. 18
A References ........................................................................................................................ 19
B LED Configuration.............................................................................................................. 20
B.1 TSW14J56EVM LED Bank and Switch Configuration................................................................. 20
C HSDC Pro Settings for Optional ADC Device Configuration..................................................... 22
C.1 Changing the Number of Frames per Multi-Frame (K)................................................................ 22
C.2 Customizing the EVM for Optional Clocking Support ................................................................. 22
2Contents SLAU560–August 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated

www.ti.com
List of Figures
1-1. EVM Orientation ............................................................................................................. 4
2-1. EVM Feature Locations..................................................................................................... 6
3-1. EVM Test Setup.............................................................................................................. 8
3-2. Configuration GUI EVM Tab.............................................................................................. 11
3-3. Configure NCO Tab........................................................................................................ 12
3-4. Configuration GUI ADC Control .......................................................................................... 13
3-5. High Speed Data Converter Pro (HSDC) GUI.......................................................................... 15
4-1. Low-Level Register Control Tab ......................................................................................... 17
C-1. Configuration for Optional Clocking Support ........................................................................... 23
List of Tables
3-1. Default State of LEDs on the TSW14J56EVM During Typical Operation........................................... 14
3-2. Default State of LEDs on the TSW14J56EVM during Typical Operation........................................... 15
4-1. Supported and Non-Supported Features of the JESD204B Device................................................. 16
4-2. Low-Level Controls......................................................................................................... 16
5-1. Troubleshooting ............................................................................................................ 18
B-1. Meaning of LEDs on the TSW14J56EVM............................................................................... 20
B-2. Required State of Switches on the TSW14J56EVM................................................................... 21
3
SLAU560–August 2014 List of Figures
Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated

Chapter 1
SLAU560–August 2014
Introduction
The ADC12J2700EVM and ADC12J1600EVM is an evaluation board used to evaluate the ADC12J2700
and ADC12J1600 analog-to-digital converter (ADC) from Texas Instruments. The ADC12J2700 and
ADC12J1600 device is a single-channel, 12-bit ADC capable of operating at sampling rates up to 4 Giga-
samples per second (GSPS). The ADC12J2700 and ADC12J1600 device output data is transmitted over a
standard JESD204B high-speed serial interface.
This evaluation board also includes the following important features:
• Transformer-coupled signal input network allowing a single-ended signal source from 400 MHz to 3
GHz
• The LMX2581 device generates the ADC sampling clock
• The LMK04828 system clock generator that generates FPGA reference clocks for the high-speed
serial interface and may be used to generate the ADC sampling clock
• Transformer-coupled clock input network to test the ADC performance with a very low-noise clock
source
• LM95233 temperature sensor
• High-speed serial data output over a standard FMC interface connector
• Device register programming through USB connector and FTDI USB-to-SPI bus translator
Figure 1-1. EVM Orientation
4Introduction SLAU560–August 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated

www.ti.com
The digital data from the ADC12J2700EVM and ADC12J1600EVM board is quickly and easily captured
with the TSW14J56EVM data capture board. The TSW14J56EVM captures the high-speed serial data,
decodes the data, stores the data in memory, and then uploads it to a connected PC through a USB
interface for analysis. The High-Speed Data Converter Pro (HSDC Pro) software on the PC communicates
with the hardware and processes the data.
With proper hardware selection in the HSDC Pro software, the TSW14J56 device is automatically
configured to support a wide range of operating speeds of the ADC12J2700EVM and ADC12J1600EVM,
but the device may not cover the full operating range of the ADC device. Serial data rates (and
corresponding sampling rates) of 10 Gb/s (4 GSPS) down to 1 Gb/s (1 GSPS) are supported.
In the following sections of this document, the ADC12J2700EVM and ADC12J1600EVM evaluation board
is referred to as the EVM and the ADC12J2700 and ADC12J1600 device is referred to as the ADC device.
K&L Microwave is a trademark of K&L Microwave.
Rohde & Schwarz is a trademark of Rohde & Schwarz.
Trilithic is a trademark of Trilithic.
5
SLAU560–August 2014 Introduction
Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated

Chapter 2
SLAU560–August 2014
Equipment
This section describes how to setup the EVM on the bench with the proper equipment to evaluate the full
performance of the ADC device.
2.1 Evaluation Board Feature Identification Summary
Figure 2-1. EVM Feature Locations
2.2 Required Equipment
The following equipment and documents are included in the EVM evaluation kit:
• Evaluation board (EVM)
• Mini-USB cable
• 110 V to 240 V AC to 5-V DC-Power Adapter
6Equipment SLAU560–August 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated

www.ti.com Required Equipment
The following equipment is not included in the EVM evaluation kit, but is required for evaluation of this
product:
• TSW14J56EVM data capture board plus 5-V power supply and mini-USB cable
• High-Speed Data Converter Pro software
• PC computer running Windows XP, 7, or 8
• One low-noise signal generator for analog input. TI recommends the following generators:
– HP HP8644B
– Rohde & Schwarz™ SMA100A
• Bandpass filter for analog input signal (500 MHz or desired frequency). The following filters are
recommended:
– Bandpass filter, greater than or equal to 60 dB harmonic attenuation, less than or equal to 5%
bandwidth, greater than 18-dBm power, less than 5 dB insertion loss
– Trilithic™ 5VH-series tunable BPF
– K&L Microwave™ BT-series tunable BPF
– TTE KC6 or KC7-series fixed BPF
• Signal-path cables, SMA or BNC (or both SMA and BNC)
By default, the ADC12J2700EVM and ADC12J1600EVM have an onboard clocking solution. A few small
board modifications enable external clocking. If external clocking is used, the following equipment is
recommended.
• Two low-noise signal generators. TI recommends similar models to the an analog input source.
• Two bandpass filters for clock inputs. TI recommends filters similar to the analog-input path filter.
NOTE: For frequencies at 3100 MHz and below, the two clock sources must be set to the same
value. For frequencies above 3100 MHz, the clock source that is used to drive the
LMK04828 (labeled LMKCLK) must be half of the frequency used to drive the ADC12J2700
and ADC12J1600 sampling clock (labeled DEVCLK)
7
SLAU560–August 2014 Equipment
Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated

Chapter 3
SLAU560–August 2014
Setup Procedure
Figure 3-1. EVM Test Setup
NOTE: The HSDC Pro software must be installed before connecting the TSW14J56EVM to the PC
for the first time.
8Setup Procedure SLAU560–August 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated

www.ti.com Install the High Speed Data Converter (HSDC) Pro Software
3.1 Install the High Speed Data Converter (HSDC) Pro Software
Download the most recent version of the HSDC Pro software from www.ti.com/tool/dataconverterpro-sw.
Follow the installation instructions to install the software.
3.2 Install the Configuration GUI Software
1. Download the Configuration GUI software from the EVM tool folders at
http://www.ti.com/tool/ADC12J2700EVM and http://www.ti.com/tool/ADC12J1600EVM.
2. Extract files from the .zip file.
3. Run the setup.exe executable file and follow the instructions.
3.3 Connect the EVM and TSW14J56EVM
With the power off, connect the ADC12J2700EVM and ADC12J1600EVM to the TSW14J56EVM through
the FMC connector as shown in Figure 3-1. Ensure that the standoffs provide the proper height for robust
connector connections.
3.4 Connect the Power Supplies to the Boards (Power Off)
1. Confirm that the power switch on the TSW14J56EVM is in the off position. Connect the 5-V power
supply adapter to the TSW14J56EVM.
2. Confirm that the 5-V power supply for the ADC12J2700EVM and ADC12J1600EVM is turned off.
Connect the 5-V power supply to the power connector (the power connector that is the closest to the
USB connector).
CAUTION
Do not turn on the power to any board. Powering up the boards in the incorrect
order could potentially cause damage to one of the boards.
3.5 Connect the Signal Generators to the EVM (RF Signal Off)
1. Connect a signal generator to the VIN input of the ADC12J2700EVM and ADC12J1600EVM through a
bandpass filter and attenuator at the SMA connector. This must be a low-noise signal generator. TI
recommends a Trilithic-tunable bandpass filter to filter the signal from the generator. Configure the
signal generator for 497.97MHz, 0 dBm.
If external Clocking is Used (Optional)
2. Connect a signal generator to the DEVCLK input of the EVM through a bandpass filter. This signal
generator must be a low-noise signal generator. TI recommends a Trilithic-tunable bandpass filter to
filter the signal coming from the generator. Configure the signal generator for 4 GHz. For best
performance when using an RF signal generator, the power input to the CLK SMA connector must be
11 dBm (2.2 Vpp into 50 Ω) must be at least 4 dBm to function. Therefore, the signal generator must
increase above 11 dB by an amount equal to any additional attenuation in the clock signal path, such
as the insertion loss of the bandpass filter. For example, if the filter insertion loss is 2 dB, the signal
generator must be set to 11 dBm + 2 dB = 13 dBm.
3. Connect a signal generator to the LMKCLK input of the EVM through a bandpass filter. Configure the
signal generator to 2 GHz.
9
SLAU560–August 2014 Setup Procedure
Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated

Turn On the TSW14J56EVM Power and Connect to the PC www.ti.com
NOTE: 1. At sampling frequencies less than 3100 MHz, the LMKCLK must be set to the same
frequency as the DEVCLK. For sampling frequencies above 3100 MHz, LMKCLK must
be set to half the frequency of the DEVCLK.
2. Frequency locking the input signal generators using the 10-MHz reference can also be
done if coherent sampling is desired. This is not required as HSDC Pro offers windowing
options for FFT analysis. Ensure that both clocking sources are locked together with a
10-MHz reference to ensure functionality.
3. Do not turn on the RF output of any signal generator at this time.
3.6 Turn On the TSW14J56EVM Power and Connect to the PC
1. Turn on the power switch of the TSW14J56EVM.
2. Connect a mini-USB cable from the PC to the TSW14J56EVM.
3. If this is the first time connecting the TSW14J56EVM to the PC, then follow the on-screen instructions
to automatically install the device drivers. See the TSW14J56EVM user's guide (SLWU086) for specific
instructions.
3.7 Turn On the ADC12J2700EVM and ADC12J1600EVM Power Supplies and Connect to
the PC
1. Turn on the 5-V power supply to power up the EVM.
2. Connect the EVM to the PC with the mini-USB cable.
3.8 Turn On the Signal Generator RF Outputs
Turn on the RF signal output of the signal generator connected to VIN. If external clocking is used, turn on
the RF signal outputs connected to DEVCLK and LMKCLK.
3.9 Open the ADC12J2700EVM and ADC12J1600EVM GUI and Program the ADC and Clocks
The Device Configuration GUI must be installed separately from the HSDC Pro installation and as a
stand-alone GUI.
10 Setup Procedure SLAU560–August 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated