Texas Instruments TPSM33625EVM User manual

User’s Guide
TPSM33625, TPSM3365F Evaluation Module
ABSTRACT
The TPSM33625EVM and TPSM33625FEVM enables the evaluation of the TPSM33625 and TPSM33625F
power modules. The EVMs allow for several configurations of the power module. Additionally, electrical test
points provide ease in verifying the performance of the power regulator. Lastly, these EVMs serve as a basis for
the TPSM33625 and TPSM33625F layout and component selection.
CAUTION
!
Read the user's guide before use.
CAUTION
Hot surface! Contact can cause burns. Do not touch!
Table of Contents
1 Introduction.............................................................................................................................................................................3
2 Setup Procedure..................................................................................................................................................................... 4
3 Test Setup................................................................................................................................................................................5
4 Schematic................................................................................................................................................................................7
5 TPSM33625EVM and TPSM33625FEVM Evaluation............................................................................................................ 9
6 Layout.................................................................................................................................................................................... 13
7 Bill of Materials..................................................................................................................................................................... 17
8 Related Documentation........................................................................................................................................................18
9 Revision History................................................................................................................................................................... 19
List of Figures
Figure 3-1. Test Setup Diagram...................................................................................................................................................6
Figure 4-1. Schematic-Compliance Testing Filter........................................................................................................................ 7
Figure 4-2. Schematic (TPSM33625EVM) – TPSM33625.......................................................................................................... 7
Figure 4-3. Schematic (TPSM33625FEVM) – TPSM33625F...................................................................................................... 7
Figure 4-4. Schematic (TPSM33625EVM) – Configuration Jumpers and Evaluation Test Points...............................................8
Figure 4-5. Schematic (TPSM33625FEVM) – Configuration Jumpers and Evaluation Test Points.............................................8
Figure 5-1. CISPR32 Conducted Scan........................................................................................................................................9
Figure 5-2. CISPR32 Conducted Scan........................................................................................................................................9
Figure 5-3. IR Top Case Measurement......................................................................................................................................10
Figure 5-4. IR Top Case Measurement......................................................................................................................................10
Figure 5-5. IR Top Case Measurement......................................................................................................................................11
Figure 5-6. IR Top Case Measurement......................................................................................................................................11
www.ti.com Table of Contents
SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
TPSM33625, TPSM3365F Evaluation Module 1
Copyright © 2023 Texas Instruments Incorporated

Figure 5-7. IR Top Case Measurement......................................................................................................................................12
Figure 5-8. IR Top Case Measurement......................................................................................................................................12
Figure 6-1. PCB Top 2-D (TPSM33625EVM)............................................................................................................................ 13
Figure 6-2. PCB Top 2-D (TPSM33625FEVM).......................................................................................................................... 13
Figure 6-3. PCB Bottom 2-D......................................................................................................................................................14
Figure 6-4. Top Layer.................................................................................................................................................................14
Figure 6-5. Mid Layer 1..............................................................................................................................................................15
Figure 6-6. Mid Layer 2..............................................................................................................................................................15
Figure 6-7. Bottom Layer........................................................................................................................................................... 16
List of Tables
Table 1-1. EVM Overview............................................................................................................................................................ 3
Table 2-1. Suggested Frequency and Output Voltage Settings................................................................................................... 4
Table 3-1. Description of Jumpers, Test Points, and Terminal Blocks......................................................................................... 5
Table 7-1. Bill of Materials..........................................................................................................................................................17
Trademarks
All trademarks are the property of their respective owners.
Trademarks www.ti.com
2TPSM33625, TPSM3365F Evaluation Module SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated

1 Introduction
The output voltage of the TPSM33625EVM and TPSM33625FEVM can be configured from 1.8 V to 12 V with
a load current up to 2.5 A. Measurement points are provided to easily measure conversion efficiency and look
at other performance metrics. In addition, jumpers and test points are provided to evaluate the features of the
TPSM33625 and TPSM33625F, such as programmable enable UVLO, adjustable switching frequency and mode
select (or synchronization), and power-good flag.
The EVM layout allows the TPSM33625 and TPSM33625F and the orderable part numbers to be installed, and
their specific features to be evaluated. The TPSM33625EVM comes installed with the TPSM33625RDNR, the
adjustable switching frequency (RT pin) version of the TPSM33625. The TPSM33625FEVM comes installed with
the TPSM33625FRDNR, the fixed 1-MHz version of the TPSM33625 with mode selection and synchronization
pin.
The TPSM33625EVM is configured by default to be enabled with an output voltage of 5 V, and a switching
frequency of 2.2 MHz with frequency foldback (auto mode) at light load. The TPSM33625FEVM is configured
by default to be enabled with an output voltage of 5 V, and configured for auto mode. The following sections
outline the step-by-step procedure to use the TPSM33625EVM and TPSM33625FEVM and the performance that
is exhibited.
Table 1-1. EVM Overview
EVM Buck Regulator Buck Features
TPSM33625EVM TPSM33625RDNR
Output: 3.3 V/ADJ (1-15 V)
Fsw: ADJ
Mode: Auto
TPSM33625FEVM TPSM33625FRDNR
Output: 5 V/ADJ (1-15 V)
Fsw: 1 MHz
Mode: Auto/FPWM
www.ti.com Introduction
SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
TPSM33625, TPSM3365F Evaluation Module 3
Copyright © 2023 Texas Instruments Incorporated

2 Setup Procedure
The following procedure outlines the steps to be taken for using the TPSM33625EVM and TPSM625FEVM. Use
this section in conjunction with Section 3 to correctly setup the EVM.
1. Determine the output voltage that is to be evaluated, then reference Section 2. This table provides the
recommended jumper configurations.
2. After making any required changes, confirm that the output voltage is within a couple percent of the set
output voltage.
3. Verify the performance of the EVM and compare with applicable curves within this user's guide.
4. Consult on e2e if there are concerns in the evaluation of this device.
Table 2-1. Suggested Frequency and Output Voltage Settings
VOUT (V) Suggested Frequency
1.8 300 kHz
2.5 800 kHz
3.3 1 MHz
51 MHz (J4: 3 – 4) *2.2 MHz can improve transient response for given
output capacitance.
12 2.2 MHz
Setup Procedure www.ti.com
4TPSM33625, TPSM3365F Evaluation Module SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated

3 Test Setup
Table 3-1. Description of Jumpers, Test Points, and Terminal Blocks
Reference Designator Description
J1 Input to series, PI filter for EMC compliance testing. Note polarity, which is annotated in the silkscreen.
Connect to a terminal block with a short, thick gauge (18AWG) wire.
TP1, TP2
VIN test points that bypass the EMC filter and connect directly to input capacitors. Enables more accurate
efficiency measurements as well as potential parasitic minimization and signal integrity of AC measurements.
Connect to test points with a short, thick gauge (18AWG) wire.
TP4 PGOOD test point for verifying PGOOD (output) flag feature.
TP3, TP6
VOUT test points connected directly to output capacitors. Enables more accurate efficiency measurements, as
well, potential parasitic minimization and signal integrity of AC measurements. Connect to test points with a
short, thick gauge (18AWG) wire.
J2 Output (VOUT) terminal block. Connect to terminal block with a short, thick gauge (18AWG) wire.
TP11, TP12 EN test point for accurately measuring EN voltage. If EN voltage is to be applied (externally), resistor R2 and
R4 potentially can need to be removed.
J5 Disable the regulator by shorting the pins of the jumper.
J4
TPSM33625EVM:
Jumper for configuring the switching frequency of the converter. Using the "key" annotated in the schematic
and also in the silkscreen.
Placing the jumper on the adjacent pins sets the annotated switching frequency.
TPSM33625FEVM:
Jumper for configuring the mode or for external signal source synchronization. The EVM is configured for
fixed 1-MHz operation. The mode is set by using the "key" annotated in the schematic and also in the
silkscreen, and by placing the jumper on the pins next to the annotated mode.
Auto mode: Diode emulation (discontinuous inductor current) and frequency foldback in light-load condition.
FPWM mode: Forced continuous conduction (continuous inductor current), constant frequency operation in
light-load condition.
In addition to determining the mode of the device, this pin can be used for synchronization to the
frequency and phase of an external signal source. Reference the data sheet for corresponding signal source
requirements.
TP7, TP8 Test points for applying an external signal source to synchronize the regulator to. The synchronization function
is only to be used with the TPSM33625FEVM (TPSM33625FRDNR).
J3 Jumper for configuring the output voltage. Set the voltage by using the "key" annotated in the schematic and
also in the silkscreen, and by placing the jumper on the pins next to the annotated output voltage.
TP9, TP10 Test points for applying an AC signal source (across an injection resistor) often used in evaluating the loop
response in a current mode regulator, such as the TPSM33625 or TPSM33625F.
www.ti.com Test Setup
SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
TPSM33625, TPSM3365F Evaluation Module 5
Copyright © 2023 Texas Instruments Incorporated

DC Supply
-+
E-Load
-+
DVM
-+
DVM
-+
AA
Ammeter Ammeter
Figure 3-1. Test Setup Diagram
Test Setup www.ti.com
6TPSM33625, TPSM3365F Evaluation Module SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated

4 Schematic
Customers can choose to implement a PI filter in series with the input of a power regulator, which allows for the
differential noise generated to be attenuated, allowing a noise emission regulation to be met. The filter crossover
frequency is designed for 1-MHz switching frequency, attenuating the switching frequency and the corresponding
harmonics greatly. A damping capacitor is provided (C5), to damp the high-Q PI filter. For more information on
filter damping, see Section 8.
Figure 4-1. Schematic-Compliance Testing Filter
In the buck schematic, the difference between the TPSM33625EVM and TPSM33625FFEVM is the
REFDES=U1 device part number. Use a buck schematic with additional feedback resistors to program
the output voltage and add a placeholder for additional output capacitance to achieve stability or meet a
output transient specification with pin definition RT (adjustable frequency) or Mode/Sync (mode select or
synchronization) differing.
Figure 4-2. Schematic (TPSM33625EVM) – TPSM33625
Figure 4-3. Schematic (TPSM33625FEVM) – TPSM33625F
A disable, frequency select, and output voltage select jumper are provided to aid the evaluation. Additionally, test
points to evaluate product features and stability are provided.
www.ti.com Schematic
SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
TPSM33625, TPSM3365F Evaluation Module 7
Copyright © 2023 Texas Instruments Incorporated

Figure 4-4. Schematic (TPSM33625EVM) – Configuration Jumpers and Evaluation Test Points
A disable, mode select or synchronization, and output voltage select jumper are provided to aid the evaluation.
Additionally, test points to evaluate product features and stability are provided.
Figure 4-5. Schematic (TPSM33625FEVM) – Configuration Jumpers and Evaluation Test Points
Schematic www.ti.com
8TPSM33625, TPSM3365F Evaluation Module SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated

5 TPSM33625EVM and TPSM33625FEVM Evaluation
The data was tested on unmodified EVM, configured for 1-MHz operation and 5 VOUT, and was measured at 12
V and a 2-A load.
Figure 5-1. CISPR32 Conducted Scan
The data was tested on unmodified EVM, configured for 1-MHz operation and 5 VOUT, and was measured at 24
VIN and a 2-A load.
Figure 5-2. CISPR32 Conducted Scan
www.ti.com TPSM33625EVM and TPSM33625FEVM Evaluation
SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
TPSM33625, TPSM3365F Evaluation Module 9
Copyright © 2023 Texas Instruments Incorporated

12 VIN, 2.2 MHz, 2-A load (continuous)
Figure 5-3. IR Top Case Measurement
12 VIN, 1 MHz, 2-A load (continuous)
Figure 5-4. IR Top Case Measurement
TPSM33625EVM and TPSM33625FEVM Evaluation www.ti.com
10 TPSM33625, TPSM3365F Evaluation Module SLVUCG3A – SEPTEMBER 2022 – REVISED MARCH 2023
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated