Texas Instruments TUSB7320 User manual

TUSB7320/TUSB7340 EVM User's Guide
User's Guide
Literature Number: SLLU146C
May 2011–Revised May 2014

Contents
1 Introduction......................................................................................................................... 5
2 EVM Board.......................................................................................................................... 6
1 TUSB7320 and TUSB7340 DEMO Boards ................................................................................ 6
2 Hardware Setup ................................................................................................................... 8
2.1 Headers ................................................................................................................... 8
2.2 VBUS ...................................................................................................................... 8
2.3 PCI Express Slot Options............................................................................................... 8
3 Bringup............................................................................................................................... 9
4 WAKE Testing Setup .......................................................................................................... 10
5 SMI Support....................................................................................................................... 11
6 Schematics........................................................................................................................ 12
1 TUSB7320 DEMO EVM REVB Schematics.............................................................................. 13
2 TUSB7340 DEMO EVM REVB Schematics.............................................................................. 17
Appendix A Bill of Materials......................................................................................................... 21
Revision History.......................................................................................................................... 23
2Table of Contents SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

www.ti.com
List of Figures
1 TUSB7320 DEMO EVM REVB ............................................................................................ 6
2 TUSB7340 DEMO EVM REVB ............................................................................................ 7
3 SMI via Location for TUSB7340 DEMO EVM REVB.................................................................. 11
List of Tables
1 TUSB7320 DEMO REVB BOM .......................................................................................... 21
2 TUSB7340 DEMO REVB BOM .......................................................................................... 22
3
SLLU146C–May 2011–Revised May 2014 List of Figures
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

This guide is intended to describe the necessary information needed to operate either the TUSB7320
DEMO EVM REVB or TUSB7340 DEMO EVM REVB boards. In this document you will find how to setup
and use the EVM boards. The schematics and bill of materials are also detailed at the end of the
document.
4List of Tables SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

SLLU146C–May 2011–Revised May 2014
Introduction
The TUSB7340 is a USB 3.0 xHCI 0.96 compliant host controller that supports up to four downstream
ports. The TUSB7320 supports up to two downstream ports. The TUSB73x0 interfaces to the host system
via a PCIe x1 Gen 2 interface and provides SuperSpeed, High-speed, Full-speed, or Low-speed
connections on the downstream USB ports.
5
SLLU146C–May 2011–Revised May 2014 Introduction
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

J1
J5
PORT1
PORT2 J2
U1
J26J27
J22
J40
SLLU146C–May 2011–Revised May 2014
EVM Board
1 TUSB7320 and TUSB7340 DEMO Boards
The TUSB7320 and TUSB7340 DEMO boards are both PCI Express X1 Standard Height cards. The
dimensions of both boards are 4.376 inches by 2.571 inches. The two figures below depict how the boards
look.
Figure 1. TUSB7320 DEMO EVM REVB
6EVM Board SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

J1
J5
PORT3
PORT1
PORT2
PORT4
J2
J3
J4
U1
J26J27
J22
J40
www.ti.com TUSB7320 and TUSB7340 DEMO Boards
Figure 2. TUSB7340 DEMO EVM REVB
7
SLLU146C–May 2011–Revised May 2014 EVM Board
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

Hardware Setup www.ti.com
2 Hardware Setup
2.1 Headers
The EVM boards are populated with three headers: J22, J26, and J40.
J22 header is used to change the state of AUX_DET signal to the TUSB73XX. By default, this header is
not shorted and therefore AUX_DET will be high. If a jumper shunt is placed over J22, the AUX_DET will
be low.
The J26 header is used to route 5 V from the IDE Power Connector (J5) to the Texas Instruments
TPS2560 USB power switch. This header should always have a Jumper Shunt populated. For more
information on the Texas Instruments TPS2560, please visit www.ti.com.
J40 header is used to select the 3.3-V power source for the TUSB73X0. By default, a Jumper Shunt
should be populated across pins 1 and 2 of J40. When in this position, the 3.3-V power from the PCI
Express slot is routed to the TUSB73X0. If the Jumper Shunt is moved to pins 2 and 3, then the 3.3-V
VAUX power from the PCI Express slot is routed to the TUSB73X0. The Jumper Shunt should only be
moved to positions 2 and 3 if wake testing is required. Otherwise the jumper should be left in the default
position of 1 and 2.
NOTE: The 3.3-V VAUX power supply has a limited current capability. According to the PCI Express
Electromechanical Spec, the 3.3-V VAUX will have a maximum current of 375 mA. Because
of the limited current of 3.3-V VAUX, it is recommended to plug only one device into the
TUSB73X0. If the Jumper Shunt is left on pins 1 and 2 of J40, this current limitation does not
exist and therefore all ports of the TUSB73X0 can be used.
2.2 VBUS
VBUS for all of the USB ports comes from the IDE Power Connector (J5).
2.3 PCI Express Slot Options
Because the TUSB73X0 EVM boards are PCI Express X1, they can be used in any PCI Express Slot
(X1, X4, X8, or X16) on a typical motherboard. The boards can be used in either a PCI Express Gen1
(2.5 Gbps) or Gen2 (5 Gbps) slot. Because of the speed of USB3 (5 Gbps), if used in a PCI Express
Gen1 slot, the performance of the TUSB7320 or TUSB7340 will be negatively impacted. For this reason, it
is recommended to always insert the EVM board into a PCI Express Gen2 slot.
8EVM Board SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

SLLU146C–May 2011–Revised May 2014
Bringup
Below are the steps to bring up the EVM board in a typical system:
1. Remove the power plug from the PC power supply.
2. Make sure the Jumper Shunts are populated on J26 and J40.
3. Insert the EVM board into a PCI Express slot. It is recommended to use a PCI Express Gen2 slot if
one is available.
4. Insert an IDE Power Connector into J5 of the EVM board.
5. Insert the power plug into the PC power supply.
6. Turn the PC on. Once the PC is turned on, all of the green LEDs should be ON. If LED D5 is not
active, please check to make sure the jumper shunt on J40 is populated. If none of the green LEDs
(D1 thru D4) for each USB Port are active, please check to make sure the Jumper Shunt on J26 is
populated and an IDE Power connector is plugged into J5.
7. Once the PC has booted into Windows 7, you will need to install the TI xHCI driver. If the driver has
already been installed on your PC, then you can proceed step 8. Otherwise, you will need to install the
xHCI driver by running the TI xHCI driver setup utility.
8. You can now insert devices into the USB ports.
9
SLLU146C–May 2011–Revised May 2014 Bringup
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

SLLU146C–May 2011–Revised May 2014
WAKE Testing Setup
The EVM board can be used to test the WAKE functionality of the TUSB73X0. By default, the EVM is not
configured to support wake testing. Please configure the EVM according to the following if WAKE is
required:
1. Move the Jumper Shunt on J40 to pins 2 and 3.
2. Make sure there is no Jumper Shunt on J22.
3. Use a dedicated 5-V power supply for VBUS. Do NOT use the IDE Power connector provided from the
system power supply. The reason for not using the IDE power from system power supply is when the
system is put in a sleep or hibernate state, the power on the IDE Power connector will be turned off.
NOTE: For some motherboards, WAKE from a PCIe slot is not supported or is only supported on
PCIE X1 slots. Please make sure to use a motherboard that supports WAKE from any PCIe
slot.
10 WAKE Testing Setup SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

SLLU146C–May 2011–Revised May 2014
SMI Support
The SMI pin from the TUSB7320 is brought out to a header labeled SMI. This header is located to the left
of J22.
The SMI pin from the TUSB7340 is brought out to a via located on the bottom of board near U1. The via is
located between C10 and C34 and just above C31.
Figure 3. SMI via Location for TUSB7340 DEMO EVM REVB
11
SLLU146C–May 2011–Revised May 2014 SMI Support
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

SLLU146C–May 2011–Revised May 2014
Schematics
The following pages contain schematics for the TUSB7320 and TUSB7340.
12 Schematics SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

EPROM
I2C
DP/DM
(U1)
TUSB7320
RX/TX USB3
TYPEA
PCIE
CONNECTOR
DOWNSTREAM
PORT1
DOWNSTREAM
PORT2
USB3
TYPEA
DP/DM
RX/TX
RX/TX
VIA AND TRACE REQUIREMENTS:
- MIN VIA PAD SIZE 20mils
- MIN spacing between trace and pad is 5mils
- MIN spacing between VIA and pad is 5mils
- MIN width of trace is 4mils
IMPEDANCE REQUIREMENTS:
- USB_DP/M must be 90-ohm differential (+/-15%)
- USB_SSTXP/N must be 90-ohms differential (+/-15%)
- USB_SSRXP/N must be 90-ohms differential (+/-15%)
- PCIE_TXP/N must be 100-ohms differential (+/-10%)
- PCIE_RXP/N must be 100-ohms differential (+/-10%)
- PCIE_REFCLKP/N must be 100-ohms differential (+/-10%)
LENGTH MATCHING REQUIREMENTS:
- USB_DP/M within 25mils.
- USB_SSTXP/N within 5mils
- USB_SSRXP/N within 5mils
- PCIE_TXP/N within 5mils
- PCIE_RXP/N within 5mils
- PCIE_REFCLKP/N within 25mils.
Sheet of
SIZE
SCALE: NONE
DW G NO:
TUSB7320 DEMO REVB_48
Friday, May 09, 2014
B
1 4Sheet of
SIZE
SCALE: NONE
DW G NO:
TUSB7320 DEMO REVB_48
Friday, May 09, 2014
B
1 4Sheet of
SIZE
SCALE: NONE
DW G NO:
TUSB7320 DEMO REVB_48
Friday, May 09, 2014
B
1 4
www.ti.com TUSB7320 DEMO EVM REVB Schematics
1 TUSB7320 DEMO EVM REVB Schematics
13
SLLU146C–May 2011–Revised May 2014 Schematics
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

POPULATE PULLDOWN IF I2C EEPROM
NOT USED AND DO NOT POPULATE
PULLUP.
PLACE CLOSE TO U1
JUMPER J22 FOR NO WAKE SUPPORT
POPULATE R2 FOR WAKE SUPPORT.
AUX_DET
SDA
R1EXT
R1EXTRTN
VSS_OSC
XO
XI
FREQSEL
SCL
GPIO0
GPIO1
GPIO2
GPIO3
VDDA3P3VBOARD_1P1V BOARD_3 P3V
BOARD_3P3V
BOARD_3P3V
BOARD_3P3V
USB_DP_DN2 pg3
USB_DM_DN2 pg3
USB_SSTXP_DN2 pg3
USB_SSTXN_DN2 pg3
USB_SSRXP_DN2 pg3
USB_SSRXN_DN2 pg3
OVERCUR2Z pg3
PWRON2Z pg3
USB_DM_DN1 pg3
USB_DP_DN1 pg3
USB_SSRXN_DN1 pg3
USB_SSRXP_DN1 pg3
USB_SSTXN_DN1 pg3
USB_SSTXP_DN1 pg3
PWRON1Z pg3
OVERCUR1Z pg3
PCIE_REFCLKNpg3
PCIE_REFCLKPpg 3
PCIE_RXNpg3
PCIE_RXPpg 3
PCIE_TXNpg3
PCIE_TXPpg 3
PERSTZpg3
WAKEZpg3
GRSTZpg4
Sheet o f
SIZE
SCALE: NONE
DWG NO:
TUSB7320
Friday, M ay 09, 2014
C
2 4Sheet of
SIZE
SCALE: NONE
DWG NO:
TUSB7320
Friday, M ay 09, 2014
C
2 4Sheet of
SIZE
SCALE: NONE
DWG NO:
TUSB7320
Friday, M ay 09, 2014
C
2 4
J22
HDR2X1 M .1
12
R3
NOPOP
0402
5%
C2
18pF
Y1
ECS-48MHZ
U2
24LC01_NF
A0
1
A1
2
A2
3
GND
4SDA 5
SCL 6
WP 7
VCC 8
R11
4.7K
0402
5%
R1
NOPOP
0402
5%
R39
0
R2
10K
0402
5%
R38
0
C3
18pF
R12 1M
R10 9.09K 1%
R4
NOPOP
0402
5%
C1
0.1uF
TUSB7320
TUSB7320_REVA
U1
CLKREQ#
B36
FREQSEL
B14
GPIO0
A49
GPIO1
B46
GPIO2
B47
GPIO3
B48
GRST#
A15
JTAG_RST#
B32
JTAG_TCK
A32
JTAG_TDI
A35
JTAG_TDO
B31
JTAG_TMS
B30
PCIE_REFCLKN
B41
PCIE_REFCLKP
A45
PCIE_RXN
A42
PCIE_RXP
B39
PCIE_TXN
A41
PCIE_TXP
B38
PERST#
A40
SCL
B2
SDA
A2
SMI
B3
WAKE#
B35
OVERCUR1# A36
OVERCUR2# A37
NC18 B43
NC26 B45
PWRON1# B33
PWRON2# B34
NC17 A46
NC25 A48
R1EXT
A24
R1EXTRTN
B23
USB_DM_DN1 B1 8
USB_DM_DN2 A1 3
NC11 A27
NC19 A5
USB_DP_DN1 A20
USB_DP_DN2 B12
NC12 B25
NC20 B5
USB_SSRXN_DN1 B16
USB_SSRXP_DN2 B9
NC13 A29
NC21 A7
USB_SSRXP_DN1 A1 8
USB_SSRXN_DN2 A10
NC14 B27
NC22 B6
USB_SSTXN_DN1 B15
USB_SSTXN_DN2 B10
NC15 A30
NC23 A8
USB_SSTXP_DN1 A17
USB_SSTXP_DN2 A11
NC16 B28
NC24 B7
VSS_OSC
B21
XI
A23
XO
A22
AUX_DET A52
VDDA_3P3 A25
VDD11 A1 VDD11 A12 VDD11 A16 VDD11 A28 VDD11 A31 VDD11 A33 VDD11 A38 VDD11 A4
NC6
A43
VDD11 A50 VDD11 A6 VDD11 A9 VDD11 B1 VDD11 B17 VDD11 B19 VDD11 B24 VDD11 B37 VDD11 B40 VDD11 B42 VDD11 B44 VDD11 B8 VDD33 A3 VDD33 A34 VDD33 A39 VDD33 A47 VDD33 A51
VDDA_3P3 A19 VDDA_3P3 A21 VDDA_3P3 A44 VDDA_3P3 B11 VDDA_3P3 B22
NC28
B26
NC27
B4
NC1
A14
NC2
A26
NC3
B13
NC4
B29
VSS
B20
VSS
A53
NC7
C1
NC8
C2
NC9
C3
NC10
C4
BOARD_1P1V
C32
0.1uF
C17
0.1uF
C36
0.01uF
C12
0.01uF
C31
0.1uF
C18
0.01uF
C34
0.1uF
C20
0.1uF
C21
0.01uF
C23
0.1uF
C16
0.1uF
C37
0.1uF
C13
0.1uF
C30
0.01uF
C33
0.01uF
C24
22uF
C19
0.1uF
C35
0.1uF
C14
0.1uF
C22
0.1uF
C15
0.01uF
GPIO0
GPIO1
GPIO2
GPIO3
BOARD_3P3V
R7
NOPOP
0402
5%
R6
NOPOP
0402
5%
R8
NOPOP
0402
5%
R5
NOPOP
0402
5%
VDDA3P3V
BOARD_3P3V
C6
0.1uF
C28
0.1uF
FB1
220 @ 10 0MHZ
C25
0.1uF
C9
0.1uF
C7
0.01uF
C11
0.1uF
C29
0.1uF
C5
0.01uF
C26
0.1uF
C10
0.01uF
C4
22uF
C8
0.1uF
C27
0.1uF
TUSB7320 DEMO EVM REVB Schematics www.ti.com
14 Schematics SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

DOWNSTREAM
PORT1
DOWNSTREAM
PORT2
JUMPER BETWEEN 1 AND
2 FOR NORMAL
OPERATION.
JUMPER BETWEEN 2 AND
3 FOR WAKE TESTING.
PCIE CEM SPEC MAX VALUES:
PCIE_3P3V: 3 AMPS.
VAUX: 375mA
ILIM1
DS1_VBUS
DS2_VBUS
LEDDS1 LEDDS3
CAP_US_TXN
CAP_US_TXP
PCIE_PRSNTZ
PCIE_TDITDO
WAKEZ_R
USB_SSRXN_DN1
IND_USB_DP_DN1
DS1_VBUS
USB_SSRXP_DN1
IND_USB_DM_DN1
CAPDSTXP1
CAPDSTXN1
DS_SHLD
IND_DS_T XP1
IND_DS_T XN1
IND_DS_T XN2
CAPDSTXP2
CAPDSTXN2
IND_USB_DP_DN2
DS2_VBUS
USB_SSRXN_DN2
USB_SSRXP_DN2
IND_USB_DM_DN2
IND_DS_T XP2
DS_SHLDDS_SHLD
BOARD_5V
BOARD_3P3V
PCIE_3P3VPCIE_3P3V BOARD_ 12V
VAUX
BOARD_3P3V
PWRON2Zpg2
PWRON1Zpg2
PCIE_RXP pg2
PCIE_RXN pg2
PCIE_REFCLKN p g2
PCIE_REFCLKP pg2
WAKEZpg2 PERSTZ pg2
PCIE_TXN pg2
PCIE_TXP pg2
OVERCUR1Z pg2
OVERCUR2Z pg2
USB_DM_DN1 pg2
USB_SSRXN_DN1 pg2
USB_SSRXP_DN1 pg2
USB_DP_DN1 pg2
USB_SSTXP_DN1 pg2
USB_SSTXN_DN1 pg2
USB_SSTXP_DN2 pg2
USB_SSTXN_DN2 pg2
USB_DM_DN2 pg2
USB_DP_DN2 pg2
USB_SSRXN_DN2 pg2
USB_SSRXP_DN2 pg2
Sheet o f
SIZE
SCALE: NONE
DWG NO:
USB3 AND PCIE CONNECTORS
Friday, M ay 09, 2014
C
3 4Sheet o f
SIZE
SCALE: NONE
DWG NO:
USB3 AND PCIE CONNECTORS
Friday, M ay 09, 2014
C
3 4Sheet o f
SIZE
SCALE: NONE
DWG NO:
USB3 AND PCIE CONNECTORS
Friday, M ay 09, 2014
C
3 4
R17
1M
0402
R13
10K
0402
5%
Side B
Component Side
Side A
Solder Side
Key
P1
PCI Express x1 Edge Connect or
12V1
B1
12V2
B2
12V5
B3
GND1
B4
SMCLK
B5
SMDAT
B6
GND2
B7
3.3V
B8
J_TRST#
B9
3.3Vaux
B10
WAKE#
B11
RSVD2
B12
GND3
B13
PETp0
B14
PETn0
B15
GND4
B16
PRSNT2#
B17
GND5
B18
PRSNT1# A1
12V3 A2
12V4 A3
GND9 A4
J_TCK A5
J_TDI A6
J_TDO A7
J_TMS A8
3.3V1 A9
3.3V2 A10
PERST# A11
GND8 A12
REFCLK+ A13
REFCLK- A14
GND7 A15
PERp0 A16
PERn0 A17
GND6 A18
J40
HDR1x3
1
2
3
R18
NOPOP
C62
NOPOP
R14
10K
0402
5%
U26
TPD2EUSB30_ NF
D+
1
D-
2
GND 3
C79
1000pF
C48 0.1 uF
R15
330
0402
5%
+
C80
NOPOP
+
C44
150uF
L4
TDK_T CE_12 10
1
2 3
4
R50 0
C41
0.1uF
C47 0.1 uF
C43
0.1uF
R20
NOPOP D1
LED Gre en 08 05
+
C46
150u F
C64
22uF
U3
TPS2560DRC
GND
1
IN
2
IN
3
EN1
4
EN2
5
FAULT2Z 6
ILIM 7
OUT2 8
OUT1 9
FAULT1Z 10
PAD
11
C67 0.1 uF
C45
0.1uF
C63
NOPOP
R19
30.9K
0402
1%
C42
0.001uF
C68 0.1 uF
L7
TDK_T CE_12 10
1
2 3
4
R16
330
0402
5%
J4
USB3_TYPEA_CONNECTER
VBUS 1
DM 2
DP 3
GND 4
SSRXN 5
SSRXP 6
GND 7
SSTXN 8
SSTXP 9
SHIELD0 10
SHIELD1 11
C49
0.1uF
C50
0.001uF
C40 0.1 uF
D2
LED Gre en 08 05 L5
TDK_T CE_12 10
1
2 3
4
MH2
PLATED_MH
1
R21
1M
0402
C39 0.1 uF
MH1
PLATED_MH
1
C38
0.1uF
U27
TPD2EUSB30_ NF
D+
1
D-
2
GND 3
L2
TDK_T CE_12 10
1
2 3
4
J1
USB3_TYPEA_CONNECTER
VBUS 1
DM 2
DP 3
GND 4
SSRXN 5
SSRXP 6
GND 7
SSTXN 8
SSTXP 9
SHIELD0 10
SHIELD1 11
www.ti.com TUSB7320 DEMO EVM REVB Schematics
15
SLLU146C–May 2011–Revised May 2014 Schematics
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

1.1V REGULATOR
5V VBUS OPTIONS
NOTE: USE LOW ESR CAP
NOTE: USE LOW ESR CAP
OPTION 1: 5V REGULATOR OPTION 2: 5V FROM IDE CONNECTOR
NOTE: ONLY POPULATE ONE OPTION
R33 R35 OUTPUT
1.13K 4.53K 1.0V
1.37K 4.42K 1.05V
1.87K 4.99K 1.1V (DEFAULT)
2.49K 4.99K 1.2V
EN1P1
SS1P1
FB_1PT 1V
VSENSE
BOOT PH
LED3V
BOARD_ 1P1V
BOARD_ 3P3V
BOARD_ 3P3V
REG_5V B OARD_12V
IDE_ 5V
IDE_ 5V
REG_5V
BOARD_ 5V
GRSTZ pg 2
Sheet of
SIZE
SCALE: NONE
DW G NO :
POWER
Friday, May 09, 20 14
B
4 4Sheet of
SIZE
SCALE: NONE
DW G NO :
POWER
Friday, May 09, 20 14
B
4 4Sheet of
SIZE
SCALE: NONE
DW G NO :
POWER
Friday, May 09, 20 14
B
4 4
J27
NOPOP
1 2
L1
15uH_NF
R37
3.16K_NF
1%
C78
0.01uF_NF
D5
LED G reen 0805
+5V
GND0
GND1
+12V
J5
IDE_ PWR_CONN
4
3
2
1
+
C73
330uF_NF
R36
10K_NF
1%
U5
TPS744 01RGW T
OUT 1
NC
2
NC
3
NC
4
IN
5
IN
6
IN
7
IN
8
PG 9
BIAS
10
EN
11
GND
12
NC
13
NC
14
SS
15
FB 16
NC
17
OUT 18
OUT 19
OUT 20
PAD
21
C69
10uF
R34
330
0402
5%
C85
0.1uF
C70
22uF
D6
MBRS540 T3_NF
R32
4.7K
0402
5%
C75
0.01uF_NF
C74
0.01uF_NF
R31
10K
0402
5%
C71
0.01uF
R33
1.87K
0402
1%
C72
NOPOP
J26
HDR2X1 M .1
1 2
R35
4.99K
0402
1%
C76
22uF
C77
22uF_NF
U6
TPS545 0_NF
BOOT
1
NC
2
NC_
3
VSENSE
4ENA 5
GND 6
VIN 7
PH 8
GND
9
TUSB7320 DEMO EVM REVB Schematics www.ti.com
16 Schematics SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

EPROM
I2C
DP/DM
(U1)
TUSB7340
RX/TX USB3
TYPEA
PCIE
CONNECTOR
DOWNSTREAM
PORT1
DOWNSTREAM
PORT2
USB3
TYPEA
USB3
TYPEA
USB3
TYPEA
DOWNSTREAM
PORT3
DOWNSTREAM
PORT4
DP/DM
RX/TX
DP/DM
RX/TX
DP/DM
RX/TX
RX/TX
VIA AND TRACE REQUIREMENTS:
- MIN VIA PAD SIZE 20mils
- MIN spacing between trace and pad is 5mils
- MIN spacing between VIA and pad is 5mils
- MIN width of trace is 4mils
IMPEDANCE REQUIREMENTS:
- USB_DP/M must be 90-ohm differential (+/-15%)
- USB_SSTXP/N must be 90-ohms differential (+/-15%)
- USB_SSRXP/N must be 90-ohms differential (+/-15%)
- PCIE_TXP/N must be 100-ohms differential (+/-10%)
- PCIE_RXP/N must be 100-ohms differential (+/-10%)
- PCIE_REFCLKP/N must be 100-ohms differential (+/-10%)
LENGTH MATCHING REQUIREMENTS:
- USB_DP/M within 25mils.
- USB_SSTXP/N within 5mils
- USB_SSRXP/N within 5mils
- PCIE_TXP/N within 5mils
- PCIE_RXP/N within 5mils
- PCIE_REFCLKP/N within 25mils.
Sheet of
SIZE
SCALE: NONE
DW G NO:
TUSB7340_DEMO_REVB_48
Friday, May 09, 2014
B
1 4Sheet of
SIZE
SCALE: NONE
DW G NO:
TUSB7340_DEMO_REVB_48
Friday, May 09, 2014
B
1 4Sheet of
SIZE
SCALE: NONE
DW G NO:
TUSB7340_DEMO_REVB_48
Friday, May 09, 2014
B
1 4
www.ti.com TUSB7340 DEMO EVM REVB Schematics
2 TUSB7340 DEMO EVM REVB Schematics
17
SLLU146C–May 2011–Revised May 2014 Schematics
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

POPULATE PULLDOWN IF I2C EEPROM
NOT USED AND DO NOT POPULATE
PULLUP.
PLACE CLOSE TO U1
POPULATE R2 FOR WAKE SUPPORT. JUMPER J22 FOR NO WAKESUPPORT
AUX_DET
SDA
R1EXT
R1EXTRTN
VSS_OSC
XO
XI
FREQSEL
SCL
GPIO0
GPIO1
GPIO2
GPIO3
GPIO0
GPIO1
GPIO2
GPIO3
VDDA3P3VBOARD_1P1V BOARD_3P3V
BOARD_3P3V
BOARD_3P3V
BOARD_3P3V
BOARD_3P3V
USB_DP_DN2 pg3
USB_DM_DN2 pg3
USB_SSTXP_DN2 pg3
USB_SSTXN_ DN2 pg3
USB_SSRXP_DN2 pg3
USB_SSRXN_DN2 pg3
OVERCUR2Z pg3
PWRON2Z pg3
USB_SSRXN_DN3 pg3
USB_DP_DN3 pg3
USB_DM_DN3 pg3
PWRON3Z pg3
USB_SSTXP_DN3 pg3
USB_SSTXN_ DN3 pg3
USB_SSRXP_DN3 pg3
OVERCUR3Z pg3
USB_SSRXP_DN4 pg3
USB_SSRXN_DN4 pg3
USB_DP_DN4 pg3
USB_DM_DN4 pg3
OVERCUR4Z pg3
PWRON4Z pg3
USB_SSTXP_DN4 pg3
USB_SSTXN_ DN4 pg3
USB_DM_DN1 pg3
USB_DP_DN1 pg3
USB_SSRXN_DN1 pg3
USB_SSRXP_DN1 pg3
USB_SSTXN_ DN1 pg3
USB_SSTXP_DN1 pg3
PWRON1Z pg3
OVERCUR1Z pg3
PCIE_REFCLKNpg3
PCIE_REFCLKPpg3
PCIE_RXNpg3
PCIE_RXPpg 3
PCIE_TXNpg3
PCIE_TXPpg 3
PERSTZpg3
WAKEZpg3
GRSTZpg4
Sheet o f
SIZE
SCALE: NONE
DWG NO:
TUSB7340
Friday, M ay 09, 2014
C
2 4Sheet of
SIZE
SCALE: NONE
DWG NO:
TUSB7340
Friday, M ay 09, 2014
C
2 4Sheet of
SIZE
SCALE: NONE
DWG NO:
TUSB7340
Friday, M ay 09, 2014
C
2 4
R3
NOPOP
0402
5%
C2
18pF
Y1
ECS-48MHZ
U2
24LC01_NF
A0
1
A1
2
A2
3
GND
4SDA 5
SCL 6
WP 7
VCC 8
R11
4.7K
0402
5%
R7
NOPOP
0402
5%
R1
NOPOP
0402
5%
R39
0
R38
0
R6
NOPOP
0402
5%
R8
NOPOP
0402
5%
C3
18pF
R12 1M
R10 9.09K 1%
R2
10K
0402
5% J22
HDR2X1 M .1
12
R4
NOPOP
0402
5%
C1
0.1uF
TUSB7340
TUSB7340_REVA
U1
CLKREQ#
B36
FREQSEL
B14
GPIO0
A49
GPIO1
B46
GPIO2
B47
GPIO3
B48
GRST#
A15
JTAG_RST#
B32
JTAG_TCK
A32
JTAG_TDI
A35
JTAG_TDO
B31
JTAG_TMS
B30
PCIE_REFCLKN
B41
PCIE_REFCLKP
A45
PCIE_RXN
A42
PCIE_RXP
B39
PCIE_TXN
A41
PCIE_TXP
B38
PERST#
A40
SCL
B2
SDA
A2
SMI
B3
WAKE#
B35
OVERCUR1# A36
OVERCUR2# A37
OVERCUR3# B43
OVERCUR4# B45
PWRON1# B33
PWRON2# B34
PWRON3# A46
PWRON4# A48
R1EXT
A24
R1EXTRTN
B23
USB_DM_DN1 B18
USB_DM_DN2 A13
USB_DM_DN3 A27
USB_DM_DN4 A5
USB_DP_DN1 A20
USB_DP_DN2 B12
USB_DP_DN3 B25
USB_DP_DN4 B5
USB_SSRXN_DN1 B16
USB_SSRXP_DN2 B9
USB_SSRXN_DN3 A29
USB_SSRXN_DN4 A7
USB_SSRXP_DN1 A18
USB_SSRXN_DN2 A10
USB_SSRXP_DN3 B27
USB_SSRXP_DN4 B6
USB_SSTXN_DN1 B15
USB_SSTXN_DN2 B10
USB_SSTXN_DN3 A30
USB_SSTXN_DN4 A8
USB_SSTXP_DN1 A17
USB_SSTXP_DN2 A11
USB_SSTXP_DN3 B28
USB_SSTXP_DN4 B7
VSS_OSC
B21
XI
A23
XO
A22
AUX_DET A52
VDDA_3P3 A25
VDD11 A1 VDD11 A12 VDD11 A16 VDD11 A28 VDD11 A31 VDD11 A33 VDD11 A38 VDD11 A4
NC6
A43
VDD11 A50 VDD11 A6 VDD11 A9 VDD11 B1 VDD11 B17 VDD11 B19 VDD11 B24 VDD11 B37 VDD11 B40 VDD11 B42 VDD11 B44 VDD11 B8 VDD33 A3 VDD33 A34 VDD33 A39 VDD33 A47 VDD33 A51
VDDA_3P3 A19 VDDA_3P3 A21 VDDA_3P3 A44 VDDA_3P3 B11 VDDA_3P3 B22 VDDA_3P3 B26 VDDA_3P3 B4
NC1
A14
NC2
A26
NC3
B13
NC4
B29
VSS
B20
VSS
A53
NC7
C1
NC8
C2
NC9
C3
NC10
C4
R5
NOPOP
0402
5%
BOARD_1P1V
C32
0.1uF
C17
0.1uF
C36
0.01uF
C12
0.01uF
C31
0.1uF
C18
0.01uF
C34
0.1uF
C20
0.1uF
C21
0.01uF
C23
0.1uF
C16
0.1uF
C37
0.1uF
C13
0.1uF
C30
0.01uF
C33
0.01uF
C24
22uF
C19
0.1uF
C35
0.1uF
C14
0.1uF
C22
0.1uF
C15
0.01uF
VDDA3P3V
BOARD_3P3V
C6
0.1uF
C28
0.1uF
FB1
220 @ 100MHZ
C25
0.1uF
C9
0.1uF
C7
0.01uF
C11
0.1uF
C29
0.1uF
C5
0.01uF
C26
0.1uF
C10
0.01uF
C4
22uF
C8
0.1uF
C27
0.1uF
TUSB7340 DEMO EVM REVB Schematics www.ti.com
18 Schematics SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated

DOWNSTREAM
PORT1
DOWNSTREAM
PORT2
DOWNSTREAM
PORT3
DOWNSTREAM
PORT4
JUMPER BETWEEN 1 AND
2 FOR NORMAL
OPERATION.
JUMPER BETWEEN 2 AND
3 FOR WAKE TESTING.
PCIE CEM SPEC MAX VALUES:
PCIE_3P3V: 3 AMPS.
VAUX: 375mA
IND_USB_DP_DN1
DS1_VBUS
USB_SSRXP_DN1
IND_USB_DM_DN1
IND_USB_DP_DN2
DS2_VBUS
USB_SSRXN_DN2
USB_SSRXP_DN2
IND_USB_DM_DN2
ILIM1
DS3_VBUS
DS1_VBUS
DS_SHLD
LEDDS1 LEDDS3
CAP_US_TXN
CAP_US_TXP
PCIE_PRSNTZ
PCIE_TDITDO
ILIM2
DS2_VBUS
DS4_VBUS
LEDDS4 LEDDS2
IND_USB_DP_DN3
DS3_VBUS
USB_SSRXP_DN3
USB_SSRXN_DN3
IND_USB_DM_DN3
IND_USB_DP_DN4
DS4_VBUS
USB_SSRXN_DN4
USB_SSRXP_DN4
IND_USB_DM_DN4
DS_SHLDDS_SHLD
DS_SHLDDS_SHLD
DS_SHLDDS_SHLD
IND_DS_TXN1
IND_DS_TXP1
IND_DS_TXN2
IND_DS_TXP2
IND_DS_TXN3
IND_DS_TXP3
IND_DS_TXN4
IND_DS_TXP4
WAKEZ_R
USB_SSRXN_DN1
CAPDSTXP1
CAPDSTXN1
CAPDSTXP2
CAPDSTXN2
CAPDSTXP3
CAPDSTXN3
CAPDSTXP4
CAPDSTXN4
BOARD_5V
BOARD_3P3V
BOARD_5V
BOARD_3P3V
PCIE_3P3VPCIE_3P3V BOARD_ 12V
VAUX
BOARD_3P3V
PWRON1Zp g2
PWRON3Zp g2
PCIE_RXP pg2
PCIE_RXN pg2
PCIE_REFCLKN p g2
PCIE_REFCLKP pg2
WAKEZpg2 PERST Z pg2
PCIE_TXN pg2
PCIE_TXP pg2
PWRON4Zp g2
PWRON2Zp g2
OVERCUR3Z pg2
OVERCUR1Z pg2
OVERCUR2Z pg2
OVERCUR4Z pg2
USB_DM_DN1 pg2
USB_DP_DN1 pg2
USB_SSRXP_DN1 pg2
USB_SSRXN_DN1 pg2
USB_SSTXN_DN1 pg2
USB_SSTXP_DN1 pg2
USB_DM_DN2 pg2
USB_DP_DN2 pg2
USB_SSRXN_DN2 pg2
USB_SSRXP_DN2 pg2
USB_SSTXP_DN2 pg2
USB_SSTXN_DN2 pg2
USB_SSTXN_DN3 pg2
USB_SSTXP_DN3 pg2
USB_DM_DN3 pg2
USB_DP_DN3 pg2
USB_SSRXP_DN3 pg2
USB_SSRXN_DN3 pg2
USB_SSTXP_DN4 pg2
USB_SSTXN_DN4 pg2
USB_DM_DN4 pg2
USB_DP_DN4 pg2
USB_SSRXN_DN4 pg2
USB_SSRXP_DN4 pg2
Sheet o f
SIZE
SCALE: NONE
DWG NO:
USB3 AND PCIE CONNECTORS
Friday, M ay 09, 2014
C
3 4Sheet of
SIZE
SCALE: NONE
DWG NO:
USB3 AND PCIE CONNECTORS
Friday, M ay 09, 2014
C
3 4Sheet of
SIZE
SCALE: NONE
DWG NO:
USB3 AND PCIE CONNECTORS
Friday, M ay 09, 2014
C
3 4
C41
0.1uF
C39 0.1 uF
R30
1M
0402
L5
TDK_T CE_12 10
1
2 3
4
R13
10K
0402
5%
Side B
Component Side
Side A
Solder Side
Key
P1
PCI Exp ress x1 Edge Co nnect or
12V1
B1
12V2
B2
12V5
B3
GND1
B4
SMCLK
B5
SMDAT
B6
GND2
B7
3.3V
B8
J_TRST#
B9
3.3Vaux
B10
WAKE#
B11
RSVD2
B12
GND3
B13
PETp0
B14
PETn0
B15
GND4
B16
PRSNT2#
B17
GND5
B18
PRSNT1# A1
12V3 A2
12V4 A3
GND9 A4
J_TCK A5
J_TDI A6
J_TDO A7
J_TMS A8
3.3V1 A9
3.3V2 A10
PERST# A11
GND8 A12
REFCLK+ A13
REFCLK- A14
GND7 A15
PERp0 A16
PERn0 A17
GND6 A18
L2
TDK_T CE_12 10
1
2 3
4
C62
NOPOP
R14
10K
0402
5%
C49
0.1uF
L4
TDK_T CE_12 10
1
2 3
4
R24
330
0402
5% U26
TPD2EUSB30_ NF
D+
1
D-
2
GND 3
C51
0.1uF
C56 0.1 uF
C50
0.001uF
C42
0.001uF
R15
330
0402
5%
D3
LED Gre en 0805
R21
1M
0402
+
C44
150uF
L10
TDK_T CE_12 10
1
2 3
4
U27
TPD2EUSB30_ NF
D+
1
D-
2
GND 3
C79
1000 pF
R50 0
R23
10K
0402
5%
C43
0.1uF
+
C80
NOPOP
D1
LED Gre en 0805
+
C46
150u F
C64
22uF
U3
TPS2560DRC
GND
1
IN
2
IN
3
EN1
4
EN2
5
FAULT2Z 6
ILIM 7
OUT2 8
OUT1 9
FAULT1Z 10
PAD
11
R22
10K
0402
5%
C67 0.1 uF
C45
0.1uF
+
C55
150u F
C63
NOPOP
L8
TDK_T CE_12 10
1
2 3
4
C60 0.1 uF
R19
30.9K
0402
1%
C68 0.1 uF
R16
330
0402
5%
J2
USB3_TYPEA_CONNECTER
VBUS 1
DM 2
DP 3
GND 4
SSRXN 5
SSRXP 6
GND 7
SSTXN 8
SSTXP 9
SHIELD0 10
SHIELD1 11
C48 0.1 uF
C54
0.1uF
R29
1M
0402
+
C53
150u F
U24
TPD2EUSB30_ NF
D+
1
D-
2
GND 3
D2
LED Gre en 0805
C61 0.1 uF
MH2
PLATED_MH
1
C58
0.1uF
J40
HDR1x3
1
2
3
R25
330
0402
5%
J4
USB3_TYPEA_CONNECTER
VBUS 1
DM 2
DP 3
GND 4
SSRXN 5
SSRXP 6
GND 7
SSTXN 8
SSTXP 9
SHIELD0 10
SHIELD1 11
L13
TDK_T CE_12 10
1
2 3
4
C52
0.1uF
C59
0.001uF
U4
TPS2560DRC
GND
1
IN
2
IN
3
EN1
4
EN2
5
FAULT2Z 6
ILIM 7
OUT2 8
OUT1 9
FAULT1Z 10
PAD
11
MH1
PLATED_MH
1
C38
0.1uF
R27
30.9K
0402
1%
C40 0.1 uF
D4
LED Gre en 0805
C65
0.1uF
L7
TDK_T CE_12 10
1
2 3
4
U25
TPD2EUSB30_ NF
D+
1
D-
2
GND 3
C47 0.1 uF
L11
TDK_T CE_12 10
1
2 3
4
C66
0.001uF
C57 0.1 uF
J1
USB3_TYPEA_CONNECTER
VBUS 1
DM 2
DP 3
GND 4
SSRXN 5
SSRXP 6
GND 7
SSTXN 8
SSTXP 9
SHIELD0 10
SHIELD1 11
J3
USB3_TYPEA_CONNECTER
VBUS 1
DM 2
DP 3
GND 4
SSRXN 5
SSRXP 6
GND 7
SSTXN 8
SSTXP 9
SHIELD0 10
SHIELD1 11
R17
1M
0402
www.ti.com TUSB7340 DEMO EVM REVB Schematics
19
SLLU146C–May 2011–Revised May 2014 Schematics
Submit Documentation Feedback Copyright © 2011–2014, Texas Instruments Incorporated

1.1V REGULATOR
5V VBUS OPTIONS
R33 R35 OUTPUT
1.13K 4.53K 1.0V
1.37K 4.42K 1.05V
1.87K 4.99K 1.1V (DEFAULT)
2.49K 4.99K 1.2V
EN1P1
SS1P1
FB_1PT 1V LED3V
BOARD_1P 1V
BOARD_3P 3V
BOARD_3P 3V
GRSTZ pg 2
D5
LED G reen 0805
U5
TPS744 01RGW T
OUT 1
NC
2
NC
3
NC
4
IN
5
IN
6
IN
7
IN
8
PG 9
BIAS
10
EN
11
GND
12
NC
13
NC
14
SS
15
FB 16
NC
17
OUT 18
OUT 19
OUT 20
PAD
21
C69
10uF C85
0.1uF
R34
330
0402
5%
C70
22uF
R32
4.7K
0402
5%
R31
10K
0402
5%
C71
0.01uF
R33
1.87K
0402
1%
C72
NOPOP
R35
4.99K
0402
1%
NOTE: USE LOW ESR CAP
NOTE: USE LOW ESR CAP
OPTION 1: 5V REGULATOR OPTION 2: 5V FROM IDE CONNECTOR
NOTE: ONLY POPULATE ONE OPTION
VSENSE
BOOT PH
REG_5V BOA RD_12V
IDE_ 5V
IDE_ 5V
REG_5V
BOARD_5V
Sheet of
SIZE
SCALE: NONE
DW G NO :
POWER
Friday, May 09, 20 14
B
4 4Sheet of
SIZE
SCALE: NONE
DW G NO :
POWER
Friday, May 09, 20 14
B
4 4Sheet of
SIZE
SCALE: NONE
DW G NO :
POWER
Friday, May 09, 20 14
B
4 4
J27
NOPOP
1 2
L1
15uH_NF
R37
3.16K_NF
1%
C78
0.01uF_NF
+5V
GND0
GND1
+12V
J5
IDE_ PWR_CONN
4
3
2
1
+
C73
330uF_NF
R36
10K_NF
1%
D6
MBRS540T3 _NF
C75
0.01uF_NF
C74
0.01uF_NF
J26
HDR2X1 M .1
1 2
C77
22uF_NF
C76
22uF
U6
TPS545 0_NF
BOOT
1
NC
2
NC_
3
VSENSE
4ENA 5
GND 6
VIN 7
PH 8
GND
9
TUSB7340 DEMO EVM REVB Schematics www.ti.com
20 Schematics SLLU146C–May 2011–Revised May 2014
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated