Acrosser Technology ACE-B8701 User manual

Revision: 1.0
1
ACE-B8701 Board
PCI I/O Board with discrete I/O, battery backup SRAM,
Timer, Power-off intrusion Event Logger and Protect-U
User Manual
Manual Rev.: 1.0
Book Number: ACE-B8701-2010.08.19

Revision: 1.0
2
Revision
Version
Date
Auth
or
Description
1.0 2010/08/19
Kenny Lee Initial release

Revision: 1.0
3
Copyright 2010
All Rights Reserved.
Manual’s first edition: February 09, 2010
For the purpose of improving reliability, design and function, the information in this
document is subject to change without prior notice and does not represent a commitment
on the part of the manufacturer.
In no event will the manufacturer be liable for direct, indirect, special, incidental, or
consequential damages arising out of the use or inability to use the product or
documentation, even if advised of the possibility of such damages.
This document contains proprietary information protected by copyright. All rights are
reserved. No part of this Manual may be reproduced by any mechanical, electronic, or
other means in any form without prior written permission of the manufacturer.
Trademarks
ACE-B8701 is a registered trademarks of Acrosser; IBM PC is a registered
trademark of the International Business Machines Corporation; Pentium is a registered
trademark of Intel Technologies Inc; Award is a registered trademark of Award Software
International Inc; other product names mentioned herein are used for identification
purposes only and may be trademarks and/or registered trademarks of their respective
companies.

Revision: 1.0
4
Table of Contents
1 Introduction.............................................................................. 5
1.1 Specifications..................................................................................6
1.2 Package Contents ...........................................................................6
1.3 Block Diagram.................................................................................7
2 H/W Information....................................................................... 8
2.1 Locations (Top Side).......................................................................8
2.2 Connector and Jumper Setting......................................................9
2.3 Connector and Jumper Setting Table.......................................... 11
3 BIos Setting............................................................................ 14
3.1 Main Setup.....................................................................................15
3.2 Advanced Chipset Setup..............................................................16
3.3 PnP/PCI setup................................................................................17
3.4 Peripherals Setup..........................................................................18
3.5 AGC Setup.....................................................................................19
3.6 Boot setup.....................................................................................20
3.7 Exit Setup ......................................................................................21
4 AGC Register Description .................................................... 23
4.1 PCI Configuration Register...........................................................23
4.2 SRAM Memory Address Map........................................................28
4.3 I/O-Interface Address Map............................................................29
5 Electrical Characteristics ..................................................... 37
5.1 Basic Electrical Characteristics Table.........................................37
5.2 72 Pins Golden Finger ..................................................................38
5.3 20 Pins Golden Finger ..................................................................39
5.4 AGC Port Assignment...................................................................40
Notes....................................................................................................42

Revision: 1.0
5
1
INTRODUCTION
Welcome to the ACE-B8701 Computer. The ACE-B8701 is an All-in-One gaming
board integrated a VIA VX800 industrial computer with Acrosser's gaming controller.
This gaming controller features digital input, digital output, SRAM, timer, intrusion logger,
secured real time clock and security ID. Together with the software development kit
(SDK), ACE-B8701 is very easy to control devices in a gaming machine. Please refer to
following specification for detail functions.

Revision: 1.0
6
1.1 Specifications
VIA C7 1.5GHz processor, VX800 chipset.
3D core support DX9
VIA PadLock engine: AES, RNG, Security Hash
Optional on board 512MB DDR2 memory
VGA DB15 output + optional secondary VGA
Digital Input: 25 x optical isolated and 5 TTL level input for door switch with intrusion
logger
Digital Output: 25x 500mA , 2 x 1000mA
4 x 16-bit Interruptible Timer
4 x RS-232 serial ports
72-pin golden finger interface
ProtectU and Optional iButton socket for software security
Single 256KB battery back-up SRAM with battery low monitor for each battery
Secondary real time clock
One 8-bit readable DIP switch
6 watts Stereo amplifier
1.2Package Contents
Check if the following items are included in the package.
Quick Manual
ACE-B8701 board
1 x Software Utility CD

Revision: 1.0
7
1.3 Block Diagram
C7 nano
BGA
HD Link
RJ-45
EtherNET
10/100M
AGC
PCI BUS
SPI ROM
X1
SPI
CRT1
VT1625
COM PORT*2
COM
PORT*4
DDRII DIMM X 1
CFX1
USB Port X4
SATAX2
LPC BUS
HD CODEC
VX800
6W A
class
AMP
CRT2
DDRII 512MB onboard
Fintek
AGA

Revision: 1.0
8
2
H/W INFORMATION
This chapter describes the installation of ACE-B8701. At first, it shows the Function
diagram and the layout of ACE-B8701. It then describes the unpacking information which
you should read carefully, as well as the jumper/switch settings for the ACE-B8701
configuration.
2.1 Locations (Top Side)
USB1
One RJ45 with two layer USB
connector
DIMM1
DDR2 SODIMM socket
SATA1 & SATA2
Standard 7-pin SATA
connector
CF1
Standard CF Card Slot
72 Pins Golden Fingers
General Gaming interface
U73
iButton holder
U6
Chipset VIA VX800
VGA1
D-Sub 15-pin VGA
connector
U2
Processor VIA C7 1.5G
BAT1
CR2032 Size Coin Battery
BAT2
CR2032 Size Coin Battery for
AGA/SRAMA
COM1_2 & COM3_4
Dual D-Sub 9-pin RS232
connector
20 Pins Golden Fingers
Work with 72 Pins Golden
Fingers

Revision: 1.0
9
2.2 Connector and Jumper Setting
2.2.1 Locations (Top side)

Revision: 1.0
10
2.2.2 List of Connector and Jumper Setting
CCTALK1
JST connector for ccTalk
(Signal share with
COM6).
KM1
JST connector for Keyboard
and Mouse.
SW1
8-bit readable DIP switch.
CN4
JST connector for Case
Open Intrusion logger.
CN3
Pin header for 2 USB ports.
COM6(optional)
Pin header for RS232 port.
JP11
CF Card master/slave
select pin header.
JP13
CF Card Voltage select
pin header.
JPC_2
Bill enable, Coin enable and
Hopper pre-set pin header.
JBAT3
SRAM A and SRAM B supply
voltage select from BAT2 or
BAT3 pin header.
JSRAMA & JSRAMB
SRAM A and SRAM B data
clear pin header.
BAT3(optional)
Rechargeable Battery for
SRAM A and SRAM B.
VR1 & VR2
Adjust audio volume.
JPB_1
Select Audio output
with/without amplifier pin
header.
JPB_2
Select SPEAKER RIGHT+
connect to 72 Pins Golden
Fingers (B4, B5) or (A2, B2).
AUDIO1
JST connector for Audio
output.
COM3_4
RS232/ccTalk/RS485 output.
LED1
LED for Power & HDD.
SATAPWR1
JST connector for SATA
power.
JP20
Reset pin header.
VGA2
Secondary VGA.
FAN1
CPU Fan Connector.
JPA_1 & JPA_2
Select COM1 or COM2 is
RS232 or TTL.
JPA_3
Select COM3 is RS232 or
ccTalk.
JPA_5
Select COM4 is RS232 or
RS485.
JPA_4
Select COM3 is RS232 or
ccTalk.
JPA_6
Select COM4 is RS232 or
RS485.
JPA_7
Select COM6 is RS232 or
ccTalk.
JBAT1
CMOS clear pin header.

Revision: 1.0
11
2.3 Connector and Jumper Setting Table
1. CCTALK1
2. KM1
3. SW1
Pin
Signal
1 DATA
2 COM
3 NC
4 12V
Pin
Signal
1 Mouse data
2 Keyboard data
3 GND
4 5V
5 Mouse clock
6 Keyboard clock
Status
Signal
ON GND
OFF 3.3V
4. CN4
5. CN3
6. COM6
Pin
Signal
1 Case open
2 GND
Pin
Signal
Pin
Signal
1 5V 2 5V
3 -USB0
4 -USB2
5 +USB0
6 +USB2
7 GND 8 GND
9 NC 10
GND
Pin
Signal
Pin
Signal
1 -DCD
2 -DSR
3 SIN 4 -RTS
5 SOUT
6 -CTS
7 -DTR
8 -RI
9 GND
10
NC
7. JP11/JP13
8. JPC_
2
9. JBAT3/JSRAMA/JSRAMB
JP11
Pin
Setting
1-2
Open
Slave
1-2
Close
Master
(default)
JP13
Pin Setting
1-2
Close
5V
2-3
Close
3.3V
(default)
Pin
Sta
tus
Setting
1-2
Open Preset is
LOW
Close
(default)
Preset is
HIGH
3-4
Open Preset is
LOW
Close
(default)
Preset is
HIGH
5-6
Open Preset is
LOW
Close
(default)
Preset is
HIGH
JBAT3
JSRAMA
JSRAMB
Pin
Setting
Setting
1-2
close
BAT2
(default)
Normal
(default)
2-3
close
BAT3 Clear
SRAM

Revision: 1.0
12
10. BAT3
11. VR1/VR2
12. JPB_1/JPB_2
Pin
Signal
1 GND
2 3.3V
Adjust volume level by turning VR
clockwise
JPB_1
JPB_2
Pin
Setting
Setting
1-3,
2-4
close
Audio
Out
with
Amplifier
(default)
SPEAKER
RIGHT+
connect to 72
Pins Golden
Fingers(B5,
B4)
(default)
3-5,
4-6
close
Audio
Out
without
Amplifier
SPEAKER
RIGHT+
connect to 72
Pins Golden
Fingers(A2,
B2)
13. AUDIO1
14. COM3_4
15. LED1
Pin
Signal
1 SPEAKER
RIGHT+
2 GND
3 SPEAKER
LEFT+
4 GND
COM3
COM4
Pin
RS232
ccTalk
RS485
1 -DCD
12V -
2 SIN Data Data+
3 SOUT
- Data-
4 -DTR
- -
5 GND
GND
-
6 -DSR
- -
7 -RTS
- -
8 -CTS
- -
9 -RI - -
LED
Signal
Green
HDD
Red Power
16. SATAPWR1
17. JP20
18. VGA2
Pin
Signal
1 12V
2 GND
3 3.3V
4 5V
Pin
Signal
1 Reset
2 GND
Pin
Signal
Pin
Signal
1 RED 2 GND
3 GREEN
4 GND
5 BLUE 6 GND
7 VSYNC
8 SCL
9 HSYNC
10
SDA

Revision: 1.0
13
19. FAN1
20. JPA_1/JPA_2/JPA_3/JPA_5
Pin
Sig
nal
1 GND
2 12V
3 NC
JPA_1 &
JPA_2 JPA_3 JPA_5
Pin
Setting
Setting
Setting
1-2, 4-5, 7-8, 10-11,
13-14, 16-17, 19-20,
22-23 Close
TTL
Output ccTalk output RS485 output
2-3, 5-6, 8-9, 11-12,
14-15, 17-18, 20-21,
23-24 Close
RS232 output
(default) RS232 output (default) RS232 output (default)
21. JPA_4/JPA_6/JPA_7
22. JBAT1
JPA_4
JPA_6
JPA_7
Pin
Setting
Setting
Setting
1-3, 2-4
Close
RS232 (default)
RS232 (default)
RS232
3-5, 4-6
Close
ccTalk RS485 ccTalk (default)
P
in
Setting
1-2
Close Normal (default)
2-3
Close Clear COMS

Revision: 1.0
14
3
BIOS SETTING
This chapter describes the BIOS menu displays and explains how to perform
common tasks needed to get the system up and running. It also gives detailed
explanation of the elements found in each of the BIOS menus. The following topics are
covered:
Main Setup
Advanced Chipset Setup
Peripherals Setup
PnP/PCI Setup
AGC Setup
Boot Setup
Exit Setup

Revision: 1.0
15
3.1 Main Setup
Once you enter the Award BIOS™ CMOS Setup Utility, the Main Menu will appear
on the screen. Use the arrow keys to highlight the item and then use the <Pg Up> <Pg
Dn> keys to select the value you want in each item.
Note: Listed at the bottom of the menu are the control keys. If you need any help with the
item fields, you can press the <F1> key, and it will display the relevant information.
Option Choice Description
Date Setup N/A Set the system date. Note that the ‘Day’ automatically
changes when you set the date
Time Setup N/A Set the system time
IDE Channel 0
Master/Slave N/A
The onboard PCI IDE connectors provide 1 channel for
connecting up to 2 IDE hard disks or other devices. The first
is the “Master” and the second is “Slave”, BIOS will
auto-detect the IDE type.
Halt On All Errors,
No Errors,
All but keyboard.
Select the situation in which you want the BIOS to stop the
POST process and notify you.

Revision: 1.0
16
3.2 Advanced Chipset Setup
Option Choice Description
Quick Power On Self
Test Enabled
Disabled
This category speeds up Power On Self Test (POST) after you
have powered up the computer. If it is set to Enable, BIOS will
shorten or skip some check items during POST.
Full Screen Logo
Show Enabled
Disabled Select Enabled to show the OEM full screen logo if you have add-in BIOS.
VGA Share Memory
Size
64M
128M
256M
This Item is for setting the Frame Buffer (Share system memory
as display memory).
Boot Display CRT
CRT+CRT2 This Item is to set display device

Revision: 1.0
17
3.3 PnP/PCI setup
Option Choice Description
Reset Configuration
Data Enabled
Disabled
Normally, you leave this field Disabled. Select Enabled to
reset Extended System Configuration Data (ESCD) when you
exit Setup. If you have installed a new add-on and the system
reconfiguration has caused such a serious conflict, then the
operating system cannot boot.
Resources
Controlled By Auto(ESCD)
Manual
The Award Plug and Play BIOS has the capacity to
automatically configure all of the boot and Plug and Play
compatible devices. However, this capability means absolutely
nothing unless you are using a Plug and Play operating
system such as Windows 95. If you set this field to “manual,”
then you may choose specific resources by going into each of
the submenus.
IRQ Resources N/A When resources are controlled manually, assign a type to
each system interrupt, depending on the type of the device
that uses the interrupt

Revision: 1.0
18
3.4 Peripherals Setup
Option Choice Description
Onboard Serial P
ort 1
Onboard Serial Port 2
Onboar`d Serial Port 3
Onboard Serial Port 4
Onboard Serial Port 5
Onboard Serial Port 6
Serial Port 1: 3F8 / IRQ11
Serial Port 2: 2F8 / IRQ10
Serial Port 3: 2A8 / IRQ7
Serial Port 4: 288 / IRQ5
Serial Port 5: 3E8 / IRQ4
Serial Port 6: 2E8 / IRQ3
Select an address and the corresponding
interrupt for each serial port.
On chip IDE DEVICE
The integrated peripheral controller
contains an IDE interface with support for
two IDE channels. Select Enabled to
activate each channel separately.
USB Device Setting Enabled
Disabled
Select Enabled if your system contains
a Universal Serial Bus (USB) 2.0
controller and you have USB
peripherals
OnChip PCI Device This item allows you to decide to
enable/disable AC97 Audio

Revision: 1.0
19
3.5 AGC Setup
Option Choice Description
Port-H I/O Mode Set Output
Input
Port-H Status 00 to FF If Port H I/O Mode is “Output” ,
User can modify it
Port-I I/O Mode Set Output
Input
Port-I Status 00 to FF If Port I I/O Mode is “Output” ,
User can modify it
Timer A/B/C/D Resolution. us / ms / sec
For timer resolution
‘us’=microsecond
‘ms’=millisecond
‘sec’=second
De-bounce Time for Port
A
B
C
D
E
F
G
H
Select one of these Ports to set
De-bounce Time
Port A~H de-bounce Time 0-255
Setting de-bounce time for each
I/O port. The value 0 means that
the de-bounce time is 1 ms. The
default setting is 16 (i.e. 17 ms).
De-bounce Time for Port I
J Select one of these Ports to set De-bounce Time
Port I/J de-bounce Time 0-255
Setting de-bounce time for each
I/O port. The value 0 means that
the de-bounce time is 1 ms. The
default setting is 16 (i.e. 17 ms).

Revision: 1.0
20
3.6 Boot setup
Option Choice Description
First / Second / Third
Boot Device/Other Boot
Device
Hard Disk
CDROM
USB-FDD
USB-CDROM
Disabled
The BIOS attempts to load the operating
system from the devices in the sequence
selected in these items.
Hard Disk Boot Priority N/A These fields set the Boot Priority for each
Hard Disk (SATA/IDE HDD and USB
Flash)