Blu Studio 5.0 K User manual

BLU Studio 5.0 K
Service Manual

GSM General Specification

Safety Precautions
Repair Precaution
Repair in Shield Box, during detailed tuning .Take specially care of tuning or test,
because specificity of cellular phone is sensitive for surrounding interference(RF noise).
Be careful to use a kind of magnetic object or tool, because performance of parts is
damaged by the influence of magnetic force.
Surely use a standard screwdriver when you disassemble this product, otherwise
screw will be worn away.
Use a thicken twisted wire when you measure level. A thicken twisted wire has low
resistance, therefore error of measurement is few.
Repair after separate Test Pack and Set because for short danger (for example an
overcurrent and furious flames of parts etc) when you repair board in condition of connecting Test
Pack and tuning on.
Take specially care of soldering, because Land of PCB is small and weak in heat.
Surely tune on/off while using AC power plug, because a repair of battery charger is
dangerous when tuning ON/OFF PBA and Connector after disassembling charger.
Don't use as you pleases after change other material than replacement registered on
SEC System. Otherwise engineer in charge isn't charged with problem that you don't keep
this rules.
ESD(Electrostatically Sensitive Devices) Precaution
Several semiconductors may be damaged easily by static electricity.
Such parts are called by ESD(Electrostatically Sensitive Devices),
for example IC,BGA chip etc. Read precaution below. You can prevent from ESD
damage by static electricity.
Remove static electricityremained your bodybefore you touch semiconductor or parts
with semiconductor. There are ways that you touch an earthed place or wear static electricity
prevention string on wrist.
Use earthed soldering steel when you connect or disconnect ESD.
Use soldering removing tool to break static electricity. Otherwise ESD will be
damaged by static electricity.
Don't unpack until you set up ESD on product. Because most of ESD are packed by box
and aluminum plate to have conductive power, they are prevented from static electricity.
You must maintain electric contact between ESD and place due to be set up until ESD
is connected completely to the proper place or a circuit board.

Product Function
Camera and camcorder
Music player
FM
BT
WIFI
Dual SIM Card
T-Flash Card
G-Sensor
PS Sensor

DISASSEMBLY AND ASSEMBLY SERVICE TOOLS
Solder wire, soldering paste Wrist grounding strap, Antistatic gloves
Metal tweezers, Screw driver, SRT-6 Plates

DISASSEMBLY
Open the battery cover
Remove the 10 screws
Take the middle housing out

Chart of Troubleshooting

B9
VTCXO_PMU
U3-D
C128 470nF
VM0 AVDD28_VTCXO D1
Connect TSX/XTAL GND
to GND_AUXADC first
than connect to main GND
Close to each other and nearby X601

1.2V IO for DDR2
VIO18_PMU
C1
100nF
VTCXO_PMU
C5
100nF
VIO18_PMU
C19
100nF
VIO18_PMU
C7
1uF
REFP
V7
V8
K1
L1
J1
G11
F11
D26
U3-A
DVDD18_FSRC
DVDD18_PLLGP
AVDD18_AP
AVDD28_DAC
AVDD18_MD
REFP
REFN
AVSS33_USB
VCCIO_EMI
VCCIO_EMI
VCCIO_EMI
VCCIO_EMI
VCCIO_EMI
VCCK_CPU
VCCK _C PU VCCK _C PU
VCCK_CPU
VCCK_CPU
VCCK_CPU
Y9
Y12
Y14
Y16
Y19
P5
P6 P7
P8
R5
R6
C8
2.2uF
VIO_EMI
C32 C21
1uF 4.7uF
120mil
C16 C14 C18 C25
2.2uF
VPROC_PMU
C2
double sided SMT
Bottom cap: 0.1uF*4+1uF*2 1st
priority cap: 1uF
1st group cap: 1uF*1+2.2uF*2
+4.7uF*1+10uF*3
GND ball return to
cap :
REFN
1.REFN(F11)
2.DVSS18_MIPI(U23)
VMC_PMU
VIO28_PMU VIO18_PMU VIO18_PMU
C23
100nF
C4
100nF
C13
1uF
C11
100nF
Reservefor eMMC
Based on your system level design , if better
desense performance is n eeded on your
system , pleaser efer to desense
performance enhance proposal
VUSB_PMU
1uF
C17
VIO18_PMU
C24 100nF
VIO18_PMU
C26 100nF
VIO18_PMU
150mil
150mil
VIO18_PMU
reserve for de-sense
C33
NC
[3,4] SIM1_SCLK
[4] SIM1_SIO
[4] SIM2_SCLK
[4] SIM2_SIO
[4] CLK32K_BB
G25
G26
T26
U23
K26
G10
A13
AB1
J26
V2
A23
V5
AB26
R2
U2
K3
U3
N1
AVDD33_USB
AVDD18_USB
DVDD18_MIPI
DVSS18_MIPI
DVDD18_CM
DVDD18_BPI
DVDD28_BPI
DVDDIO_MC0
DVDDIO_MC1
DVDD18_VIO
DVDD18_VIO2
DVDDIO_NF
DVDD18_LP
SIM1_SCLK
SIM1_SIO
SIM2_SCLK
SIM2_SIO
CLK32K_IN
MT6571_ABB
VCCK_CPU
VCCK_CPU
VCCK_CPU
VCCK_CPU
VCCK_CPU
VCCK_CPU
VCCK _C PU VCCK _C PU
VCCK_CPU
VCCK_CPU
VCCK
VCCK
VCCK V CCK
VCCK
VCCK V CCK
VCCK
VCCK
VCCK
VCCK
VCCK V CCK
VCCK
VCCK V CCK
VCCK
VCCK V CCK
VCCK
VCCK
VCCK
VCCK
VCCK
RS_VDD
RS_VSS
NC
R7 10uF 10uF 10uF 4.7uF single sided SMT
R8 1st priority cap: 0.1uF
T5
T6 1st group cap: 0.1uF*3+1uF*4
T7 +2.2uF*2+4.7uF*1+10uF*3
T8
U5 U6
U7
U8
Star-connection from big cap
L7
L8
L9 L1 0
L14 L15
L16
L17
M7 C3 C6 C9 C10 C12 C15 C20 C22
M8
M9 100nF 100nF 100nF 100nF 1uF 1uF 1uF 1uF
M17 N1 7
T17
U9 U17
V1 0 V11
V12
V13
V14
V1 5 V16
V17
MT6571.RS_VDD connect to MT6323.VPROC_FB
MT6571.RS_VSS connect to MT6323.GND_VPROC_FB
R3 VPROC_FB [4]
4mil - defferential - GND shielding
T3 GND_VPROC_FB [4]
Vproc remote sense :
differential 4mil with good shielding, from the BB to PMIC
AG26
MT6571_LPDDR2_V12_20131219

ED31 [5]
ED30 [5]
ED29 [5]
ED28 [5]
ED27 [5]
ED26 [5]
ED25 [5]
ED24 [5]
ED23 [5]
ED22 [5]
ED21 [5]
ED20 [5]
ED19 [5]
ED18 [5]
ED17 [5]
ED16 [5]
ED15 [5]
ED14 [5]
[9] EINT_ALPXS
[8] AUX_IN0
[7] USB_DP
[7] USB_DM
[6] EINT_EAR
[4] CHD_DP
[4] CHD_DM
AG2
AC5
AE5
AD5
AG3
AF5
AC6
AG5
AC16
AE15
AD15
AC14
AG16
AF14
AF16
AF15
AE8
AC9
R7 5.1K/1% Close to BB
90-ohm differential
U3-C
ED31_(DDR2)
ED30_(DDR2)
ED29_(DDR2)
ED28_(DDR2)
ED27_(DDR2)
ED26_(DDR2) BC 1.1 PWM
ED25_(DDR2)
ED24_(DDR2)
ED23_(DDR2)
ED22_(DDR2)
ED21_(DDR2) ED20_(DDR2)
ED19_(DDR2)
ED18_(DDR2)
ED17_(DDR2)
ED16_(DDR2)
ED15_(DDR2)
ED14_(DDR2)
C27 NC SCL_1 [3,8,9]
SDA_1 [3,8,9]
KROW0 [7]
JTAG_TMS_1
KCOL0 [7]
KCOL1 [7] JTAG_TCK_1
Only GPI
ND0_(DDR2)
ND1_(DDR2)
ND2_(DDR2)
ND3_(DDR2)
ND6_(DDR2)
USB ADC I2C Double Key ND8_(DDR2)
ND9_(DDR2)
ND12_(DDR2)
ND13_(DDR2)
ND15_(DDR2)
NCEB_(DDR2) NWRB_(DDR2)
MC0_RSTB_(DDR2)
MC0_DAT7_(DDR2)
MC0_DAT6_(DDR2)
MC0_DAT5_(DDR2)
1
1
MT6571 support JTAG from below :
1. KP (recommand)
2. MC1
3. CAM
for JTAG pin out from MC1/CAM, refer
to HW design notice
TP206
TP207
VIO18_PMU [2,3,4,5,8,9]
R6 HW trapping PIN R211
1K: eMMC
1K NC: NAND
AA4 NLD0 [5]
AB2 NLD1 [5]
W5 NLD2 [5]
Y1 NLD3 [5]
AA3 NLD6 [5]
AA2 NLD8 [5]
Y2 NLD9 [5]
Y4 NLD12 [5]
Y3 NLD13 [5]
W1 NLD15 [5]
Y5
AA5 NCEB
[5 ] [5]
NWRB
AC1 NLD10 [5]
AE3 NALE [5]
AD3 NCLE [5]
AD2 [5]
HW trapping PIN for JTAG debug from KP(serial)
VIO18_PMU
[2,4] SIM1_SCLK R8 NC
Normal : NC
JTAG : 4.7K
Reserve R footprint for JTAG
debugging
(please refer to HW design notice)
VIO18_PMU
R9 R10
Power by CTP, MEMS sensor
2.2K 2.2K
[3,8,9] SDA_1 SDA_1 [3,8,9]
[3,8,9] SCL_1 SCL_1 [3,8,9]
VCAMD_IO_PMU
ED13
ED12
ED11
ED10
ED9
ED8
ED7
ED6
[5]
[5]
[5]
[5]
[5]
[5]
[5]
[5]
AD8
AD7
AG8
AF7
AF6
AC8
AF11
AG9
ED13_(DDR2)
ED12_(DDR2)
ED11_(DDR2)
ED10_(DDR2)
ED9_(DDR2)
ED8_(DDR2)
ED7_(DDR2)
ED6_(DDR2)
MC0_DAT4_(DDR2)
MC0_DAT3_(DDR2)
MC0_DAT2_(DDR2)
MC0_DAT1_(DDR2)
MC0_DAT0_(DDR2)
MC0_CK_(DDR2)
MC0_CMD_(DDR2)
AE2
AF2
AF1
AC3
AC2
AD1
AF3
NLD4
NLD 5 N LD7 [5 ] [5]
NLD14 [5]
NLD11 [5]
GPIO74 [5]
NREB [5]
NRNB [5]
[3,9]
[3,9]
SDA_0
SCL_0
R11
2.2K
R12
2.2K
Power by CAM_IO
SDA_0 [3,9]
[3,9]
ED5 [5] AD10
ED4 [5] AE13
ED3 [5] AG12
ED2 [5] AD13
ED1 [5] AF10
ED0 [5] AG13
for DDR2 : AG25 must NC AG25
AF23 AF21
AF17
AF24
AF22
AE22
AG24
AC19
EA9 [5] AD23
EA8 [5] AG22
EA7 [5] AE21
EA6 [5] AD22
EA5 [5] A C20
EA4 [5] AF20
EA3 [5] AF19
EA2 [5] A C18
EA1 [5] AF18
EA0 [5] AE18
for DDR2 : AF26 must NC AF26
EVREF [5] AD11
AC17
ECS0_B [5] AG21
ECS1_B [5] AE24
AD18
AG19
AG18
ECKE [5] AF25
EDQM0 [5] AE12
EDQM1 [5] AD12
EDQM2 [5] AC13
EDQM3 [5] AE7
EDQS0 [5] AA 13
EDQS1 [5] AB9
EDQS2 [5] A B14
EDQS3 [5] AA8
EDQS0_B [5] AB13
EDQS1_B [5] AA9
EDQS2_B [5] AA14
EDQS3_B [5] AB8
AB18
for DDR2 : AA18+AB18 must NC AA18
EDCLK [5] AA19
EDCLK_B [5] AB19
ED5_(DDR2)
ED4_(DDR2)
ED3_(DDR2)
ED2_(DDR2)
ED1_(DDR2)
ED0_(DDR2)
EA18_(DDR2)
EA17_(DDR2)
EA16_(DDR2) EA15_(DDR2)
EA14_(DDR2)
EA13_(DDR2)
EA12_(DDR2)
EA11_(DDR2)
EA10_(DDR2)
EA9_(DDR2)
EA8_(DDR2)
EA7_(DDR2)
EA6_(DDR2)
EA5_(DDR2)
EA4_(DDR2)
EA3_(DDR2)
EA2_(DDR2)
EA1_(DDR2)
EA0_(DDR2)
ERESET
VREF0
VREF1
ECS0_B_(DDR2)
ECS1_B_(DDR2)
EWR_B_(DDR2)
ERAS_B_(DDR2)
ECAS_B_(DDR2)
ECKE_(DDR2)
EDQM0_(DDR2)
EDQM1_(DDR2)
EDQM2_(DDR2)
EDQM3_(DDR2)
EDQS0_(DDR2)
EDQS1_(DDR2)
EDQS2_(DDR2)
EDQS3_(DDR2)
EDQS0_B
EDQS1_B
EDQS2_B
EDQS3_B
EDCLK0
EDCLK0_B UART
EDCLK1
EDCLK1_B
MT6571_BB
SPI MSDC SYS Ctrl
LPCEB
LPTE
LRSTB
LPRDB LPA0
LPWRB
LPD9
LPD8
LPD7
LPD6
LPD5
LPD4
LPD3
LPD2
LPD1
LPD0
TDN2
TDP2
TDN0
TDP0
TDN1 TDP1
TCN
TCP
MIPI_VRT
SCL_0
SDA_0
CMPCLK
CMMCLK
RDN0
RDP0
RDN1 RDP1
RCN
RCP
CMRST
CMPDN
CMDAT0
CMDAT1
CMDAT2
CMDAT3
CMDAT4
CMDAT5
RDN0_A
RDP0_A
RDN1_A
RDP1_A
RCN_A
RCP_A
CMRST2
CMPDN2
AE25
AC24 DSI_TE [8]
AD24 AC25
DSI_LRSTB [8]
AD26
AD25
AC23
AB23 LCM_BLPWM [8]
AB22
AA22
Y22
W22
W23
V23
V24
AB24 100-ohm differential
AA25 MIPI_TDN2
Y25 MIPI_TDP2
Y26 MIPI_TDN0
W26 MIPI_TDP0
U25 U26
MIPI_TDN1
W25
MI PI_T DP 1 MI PI_ TCN
V25 MIPI_TCP
U24 R5 1.5K Close to BB IC
MIPI_VRT
N21 SCL_0
M21 SDA_0
L23
K24
R21
P21 C34
P20 P19
NC
U22
V22
K25 M_CMRST [9]
K23 M_CMPDN [9]
P25
N25
N26 CMDAT2 [9]
M26 CMDAT3 [9]
M25 CMDAT4 [9]
P24 CMDAT5 [9]
R26 CMHREF [9]
R25 CMVSYNC [9]
P22 CMDAT6 [9]
P23 CMDAT7 [9]
T22 CMDAT8 [9]
R22 CMDAT9 [9]
N22 SUB_CMRST2 [9]
M22 SUB_CMPDN2 [9]
SCL_0
[8]
[8]
[8]
[8]
[8]
[8 ] [8]
[8]
[3,9]
[3,9]
CMPCLK [9]
CMMCLK [9]
MT6571_LPDDR2_V12_20131219
UART1 : AP UART
UTXD1 1 UTXD1
URXD1 1 URXD1
WATCHDOG [4,5]
PMIC_SRCLKENA [4]
C30 NC RESETB [4] 72没加C
EINT_PMIC [4]
Please make sure the ball map is
PMIC_SPI_SCK [4]
PMIC_SPI_CS [4,5] match to the MCP type you selected
PMIC_SPI_MISO [4]
[8] MC1CMD PMIC_SPI_MOSI [4]
[8] MC1CK
[8] [8] MC1DAT0 AUD_CLK [4] For other memory pin mux, please refer
[8] MC1DAT1 MC1DAT2 AUD_MISO [4]
[8] MC1DAT3 AUD_MOSI [4] to Design Notice "DDR1/DDR2 Pin Mux"
and "NAND/eMMC Pin Mux"

VBUS
U400 MT6323
R408 MT6323/VFBGA145/P0.4/B0.25/5.8X5.8
VCDT [4]
SPK_P K1
SPK_P [7]
330K/1% R411 SPK_N L1
SPK_N [7]
C436
[1,4,7,8,9] VBAT
C401 2.2uF P1 VBAT_SPK
1uF/50V/0603 39K/1% L2 GND_SPK
AU_HSP AU_HSN
H1 G1
AU_HSP AU_HSN
[6] [6]
AU_HPL H4
AU_HPL [6 ]
[6] MICBIAS0 [6] M ICBIAS1
F2G 2 AU_MICBIAS0 AU_MICBIAS1 AU_HPR J4
AU_HP R [6,7]
R407 C403
CHR_LDO [4] [6]A U_VIN0_P E4 AU_VIN0_P ISINK0 E9 LED_KEYPAD [7]
3.3K 100nF [6] AU_VIN0_N F4 AU_VIN0_N AUDIO DRIVER ISINK1 C9
C C E [6]A U_VIN1_P G3 AU_VIN1_P
ISINK2 ISINK3
E10C10 FLASHLED- [9]
U401FDG6303_2 [6]A U_VIN1_N G4 AU_VIN1_N
STT818BC
B D2 D1 AU_VIN2_PAU_VIN2_N
C
MOS400 [4] VA_PMU
J2 D3 AVDD28_ABB
3
N-Mosfet2 VDRV [4] C456 H2 GND_ABB
AVDD28_AUXADC
1uF
[6] ACCDET E2 ACCDET BUCKOUTPUT
C14
[1] CLK4_AUDIO E1 CLK26M
VPROC VPROC
D14E14 VPROC_SW L421 L2520/2.8A VPROC_PMU [2]
R428
ISENSE VBAT
[4][ 1,4,7,8,9] VPROC
0.2R/0805/1%
VPROC_FB B12 VPROC_FB [2]
CHARGER
GND_VPROC_FB C12 GND_VPROC_FB [2]
[1,4,7,8,9] VBAT P13 BATSNS
[4] ISENSE P12
K3 ISENSE VPA A14B14
AUXADC_REF [1,4] [4] BAT_ON[4] VCDT A12 BATONVCDTVPA
R400 [4] VDRV M13 VDRV VPA_FB D12
[4] CHR_LDO N13 CHRLDO
16.9K C402 VSYS H14 VSYS_SW L410 L2520/1.4A VSYS_PMU [4]
1
VBAT CONTROLSIGNAL
1K 1uF [7] PWRKEY R416 1K M2 PWRKEY
2 R402 BAT_ON [4] [3,5] WATCHDOG A1 SYSRSTB VRTC
3 R401 [3] RESETB K4A9 RESETB ALDOOUTPUT M3 VCAMA_PMU
RV400 RV401
[3] A7 INTFSOURCE VA VA_PMU
BAT400
NC NC EINT_PMIC N12 EXT_PMIC_EN
VCN28 VTCXO
N3 L4 VCN_2V8_PMU
30K N2 PMU_TESTMODE
P3 VTCXO_PMU C457 R419
[3] AUD_MOSI E7 AUD_MOSI
VCAMAV CN33
M6 VWCN_3V3_PMUVCAMA_PMU 1uF C472
[3] AUD_CLK E8 AUD_CLK AVDD33_RTC C3 VRTC
[3] AUD_MISO B6 AUD_MISO
1K 100nF
[3] PMIC_SRCLKENA
A2M1 SRCLKEN DLDOOUTPUT
FCHR_ENB
VM J13 VM_PMU C411
[3] PMIC_SPI_SCK D9 SPI_CLK VRF18 H11 VRF18_PMU VEMC_3V3_PMU
VBAT [3,5] PMIC_SPI_CS B7 SPI_CSN VIO18 L12 VIO18_PMU 22uF
[3] PMIC_SPI_MOSI D8 SPI_MOSI VIO28 M4 VIO28_PMU
[3] PMIC_SPI_MISO B8 SPI_MISO VCN18
J12K14 VWCN_1V8_PMU
VBATINPUT
VCAMD VCAM_IO
L13 VCAMD_PMUVCAMD_IO_PMU C28
F13F14 V BAT_VPROCVBAT_VPROC
VD400 G13 VBAT_VPROC VEMC_3V3 P7 VEMC_3V3_PMU 100nF
C400 C452 4mil(VPAno use) A13 VBAT_VPA VMC L6 VMC_PMU
VMCH P4 VMCH_PMU
10uF NC H13 VBAT_VSYS VUSB N6 VUSB_PMU
SOD123
P8P6 VBAT_LDOS3 VSIM1 P9N9 VSIM1_PMU
P5 VBAT_LDOS3VBAT_LDOS2
VSIM2 VGP1
L8 VSIM2_PMU
[4] VSYS_PMU
[2,3,4,5,8,9] VIO18_PMU
C420
10uF
C421
10uF
C422
1uF
C453
1uF
C423
10uF
C424
10uF
C425
1uF
C426
1uF
[1,4] AUXADC_REF
[1] AUXADC_TSX
[1] G ND_AUXADC
C458
1uF/NC
C459
DVDD18_DIG_PMIC
C413 1uF
[3] CHD_DM [3] CHD_DP
[2,3] SIM1_SCLK
P2
J14
M14
A8
A5
C2
B1
B2
A10 A11
B5
VBAT_LDOS1
AVDD22_BUCK
AVDD22_BUCK
DVDD18_DIG
DVDD18_IO
AUXADC_VREF18AUXADC
AUXADC_AUXIN_GPS
AVSS28_AUXADC
BC 1.1
CHG_DMCHG_DP
SIM LVS
SIM1_AP_SCLK
RTC
VIBR
VGP2
VGP3
VCAM_AF
VREF
GND_VREF
RTC_32K1V8
RTC_32K2V8
XIN
M7
N8
L14
N7
P14
N14
D5 C4
A3
VREF
C412
100nF
VIBR_PMU
VCAM_AF_PMU
dedicate VSS ball, must return to cap then to main GND: 1.
GND_VREF(N14) => C412
CLK32K_BB [2]
0R
0R
[2] SIM1_SIO
M11E 6 SIM LS1 _ AP_ SIO SIM1 _A P_S R ST XOU T A4
32K_OUT
R433
DCXO _32K [1]
[2] SIM2_ SCLK
C5 SIM2_AP_SCLK GND_ISIN K B10
[2] SIM2_SI O
K11 SIMLS2_A P_SIO GND_V SYS G11
D6 SIM2_AP_SR ST GND_V PA
E13 E11
[8] SCLK
M9 SIMLS1_SCLK
GND_VPROCGND_VPROC
F11
[8] S IO
N11 SIMLS1_SIO GND_V PROC F10
[8] SRST
M10 SIM LS1_SRST
GND_L DO K6
[8] S CLK2
K9 SIMLS2_SCLK GND_L DO K8
[8] SIO 2
L11 SIMLS2_SIO
[8] SR ST2
K10 SIMLS2_SRST
GND_LDOGND_ LDO
F5 F6
GND_LDOGND_ LDO F7 F8 F9
GND_LDOGND_ LDO GND_LDO G5 G6
1 SH2
8068-LED-SH

[3] EA0
[3] EA1
[3] EA2
[3] EA3
[3] EA4
[3]
[3]
EA5 E A6
[3]
[3]
EA7 E A8
[3] EA9
[3] ED0
[3 ] [3] E D1 E D2
ED3
[3]
[3 ] [3] E D4 E D5
[3 ] [3] E D6 E D7
ED8
[3]
[3] ED9
[3] ED10
[3 ] ED 11 [3 ] ED 12
[3] ED13
[3] ED14
[3] ED15
[3 ] ED 16 [3 ] ED 17
[3] ED18
[3] ED19
[3] ED20
[3 ] ED 21 [3 ] ED 22
[3] ED23
[3 ] ED 24 [3 ] ED 25
[3] ED26
[3] ED27
[3 ] ED 28 [3 ] ED 29
[3] ED30
[3] ED31
R508 240R
R507 240R
[5] NAND_D3_EMMC_VSS
Jumper for co-lay
NAND
R541--R545=0R R522=47K
[3,5] NRNB
eMMC
R529--R532=0R
[5] NAND_VCC_EMMC_VCC
[5] NAND_D15_EMMC_VCCQ
[2,3,4,5,8,9] VIO18_PMU
U501
U3 CA0 VDD1 E6
T3 CA1 VDD1 F1
R3 CA2 VDD1 V1
R2 CA3 VDD1 W6
R1 CA4
K2 CA5 VDD2 E5
J2 CA6 VDD2 G2
J3 CA7 VDD2 K1
H3 CA8 VDD2 M7
H2 CA9 VDD2 U2
T8 VDD2 W5
R8
DQ0 DQ1
VDDQ F7
R7 DQ2 VDDQ F10
R9 DQ3 VDDQ G5
R6 DQ4 Power VDDQ H9
P7 DQ5 VDDQ J10
P8 DQ6 VDDQ L6
P9 DQ7 VDDQ M6
K9 DQ8 VDDQ N6
K8 DQ9 VDDQ R10
K7 DQ10 VDDQ T9
J6 DQ11 VDDQ U5
J9 DQ12 VDDQ V7
J7 DQ13 VDDQ V10
J8 H8 DQ14 DQ15
VDDCA J1
W7 DQ16 VDDCA L1
U6 DQ17 VDDCA T2
W8 T5 DQ18 A8
U7
DQ19 DQ20 VCC VCC
B2
W9 DQ21 VCCQ B8
V8 DQ22 VDDI A5
T6 H6 D Q23 DQ24
CLKM B5
F8 DQ25 RST C1
E9 DQ26 CMD C5
G7 DQ27 eMMC
H5 DQ28 DAT7 B4
E8 DQ29 DAT6 A4
G6 DQ30 DAT5 A6
E7 DQ31 DAT4 B6
DAT3 A7
G3 ZQ0 DAT2 B7
F3 ZQ1 DAT1 B3
DAT0 A3
F6 VSSQ CS0# P1
G10 F9 VSSQ CS1# P2
H10
VSSQ VSSQ
CKE0 N1
K10 J5 VSSQ CKE1 N2
M5
VSSQ VSSQ
CLK M3
P10 R5
VSSQ CLK# L3
T10
VSSQ VSSQ
DQS0 P6
U10 VSSQ DQS0# P5
V6 VSSQ DQS1 K6
V9 VSSQ DQS1# K5
DQS2 U8
T1 VSSCA DQS2# U9
M1 VSSCA DQS3 G8
H1 VSSCA DQS3# G9
B9 VSSM DM0 N5
E1 VSSM DM1 L5
F2 VSS LP-DDR2 DM2 T7
F5 G1
VSS DM3 H7
L2
VSS VSS
VREFCA K3
M8 U1
VSS VREFDQ M9
V2
VSS VSS
NC C2
V5 VSS NC C4
C3 VSSQM NC C6
NC D1
A1 DNU NC D2
A2 DNU NC D3
A9 DNU NC D4
A10 DNU NC D5
B1 DNU NC D6
B10 DNU NC E2
E10 DNU NC E3
W1 DNU NC M2
W10 DNU NC N3
Y1 DNU NC P3
Y2 DNU NC V3
Y9 DNU NC W2
Y10 DNU NC W3
LPDDR2+eMMC(162 MCP)
R522 NC NAND
R541 NC NAND
R530 0R eMMC
C560 C550
4.7uF 220nF
R542 NC NAND
R531
[2,5] VIO_EMI R501 0R/0603
C514 C515
4.7uF 100nF
double sided SMT:
Put to the BB bottom, reserve for PI.
single sided SMT:
Put around the Memory.
VIO_EMI [2,5]
C509 C510 C511 C512 C513
100nF 100nF 100nF 100nF 4.7uF
between BB and Memory.
NAND_VCC_EMMC_VCC [5]
[5]
NAN D_ D15 _ EM MC _VC CQ N AND _V CC_ EM MC _V DD I
[5]
NREB [3]
NLD10 [3]
NRNB [3,5] C504 C505
NALE [3] 1uF 100nF
NCLE [3]
NLD4 [3]
NLD5 [3]
NLD7 [3]
NLD14 [3]
NLD11 [3]
NWPB [5]
ECS0_B [3]
ECS1_B [3]
ECKE [3]
EDCLK [3]
EDCLK_B [3]
EDQS0 [3]
EDQS0_B [3]
EDQS1 [3]
EDQS1_B [3]
EDQS2 [3]
[3]
ED QS2_ B E DQ S3
[3]
EDQS3_B [3]
EDQM0 [3]
EDQM1 [3]
EDQM2 [3]
EDQM3 [3]
EVREF [3,5]
NLD1 [3]
NWRB [3]
NLD6 [3]
NLD8 [3]
NLD0 [3]
NLD2 [3]
NCEB [3]
NLD12 [3]
NLD13 [3]
NLD9 [3]
VIO18_PMU [2,3,4,5,8,9]
VIO18_PMU [2,3,4,5,8,9]
VEMC_3V3_PMU [4]
NLD15 [3]
VM_PMU [4]
HW trapping PIN
NC : VM=1.2V (LPDDR2)
4.7K: VM=1.8V (LPDDR1)
[3,4] PMIC_SPI_CS
[2,5] V IO_EMI
R520
8.06K/1%
[3,5] EVREF
R521
C521
100nF
8.06K/1%
0R eMMC VIO18_PMU [2,3,4,5,8,9]
R543 NC NAND
[5] NAND_VCC_EMMC_VDDI C29 C561
1uF 1uF
R545 NC NAND WATCHDOG [3,4]
[5] NWPB R529
0R eMMC GPIO74 [3]
[3] NLD3 R544 NC NAND
R532 0R eMMC NAND_D3_EMMC_VSS [5]

MIC
RECEIVER
[4] MICBIAS0 R601 1K
R602
[4] AU_VIN0_P C601 100nF 1.5K
C603
4.7uF
C602 100nF
[4] A U_VIN0_N R603
R604 1K 1.5K
C611 RV611
33pF TVS
B611 75@100MHz
C612
100pF
[4]AU_HSP B612 75@100MHz
C613 RV612
33pF TVS
Earphone
MIC_P[7] M IC_N[7]
REC611
1 P
N 2
REC(SMT NC)
[4] AU_HPL
AU_HPR
[3] EINT_EAR
[6] [6 ] XMP3_R XMP3_L
[6] XMICP
[4] MICBIAS1
R621
1K
[4] AU_VIN1_N C621 100nF C626 4.7uF
C623 R622
C622 33pF 1.5K
100pF C624
33pF
C625 100nF
ACCDET R623 1K
B621 75@100MHz C627 10uF R624 100R
B622 75@100MHz C628 10uF R625 100R
[2,4,8,9] VIO28_PMU
R626
R627 47K 470K
B623 B624
B625
C631 C632 RV621 RV622 RV623 R628 R629
33pF 33pF NC NC NC 470R 470R
XMICP [6]
XMP3_L [6]
XMP3_R [6]
1.8K@100MHz 1.8K@100MHz
1.8K@100MHz
CON601 Ea r Jack
RV624 B626
LOW_TVS 100nH FM_RF [10]
R630 0R FM_RX_N_6572[10]

KEY
1K
[3] KCOL0 R714 KCOL0_0 [7]
[3] KCOL1 R712 1K KCOL1_1 [7]
[3] KROW0 R715 1K KROW0_0 [7]
Sub-brd interface
[7] AUDIO_PAEN AUDIO_PAEN [7]
R2 47K
Must add PD resisitor
[1,4,7,8,9] VBAT C56 2.2uF
C58 C57
4.7uF 100nF
C2P D1 C31
[7] AUDIO_PAEN A4 SHDN B1
C2N C2N
B2
U1
[4,6,7] AU_HPR C51 15nF R17 3K A2 INN AU-AW8736 VOP B4
C50 220pF VON D4
C53 15nF R16 3K A1 INP D3
PVDD
C54
4.7uF
1 CON703
[4] PWRKEY 2
TVS700
TVS SMT NC
Volume up key uses for USB DL! CON702
[7] KCOL0_0 1
[7] KROW0_0 2
[7] KCOL1_1 3 4
TVS701TVS702TVS703 SMT NC
TVS TVS TVS
V0.5
[7] SPK1_P
[7] SPK1_N
[4,6,7] AU_HPR SPK_GND
[6] MIC_P
[6] MIC_N
[4] VIBR_PMU
[1,4,7,8,9] [4] LED _KEYPAD VBAT
[7] AUDIO_PAEN
[4] SPK_P
2.2uF [4] SPK_N
R19 R20
NC NC
BLM18PG221SH1
B480 B481
BLM18PG221SH
1
Power key
Side key
1 1 SPKP
2 3 1 SPKN
4 1 HPRP
5 6 1 MICP
7 8 1 MICN
9 1 VIBR
10 1 SUB_VBAT
11 12
14
13 15
CON700 ZIF_13PIN_F
SPK1_P [7]
SPK1_N [7]
C480 C481
1nF 1nF
IO Connector
CON701 USB-MICRO5P
[4,7] VBUS 1 USB_POWER
[3,7] USB_DM 2 USB_DM
[3,7] USB_DP 3 USB_DP GND 6
4
GND GND
7 8 9
TVS711 TVS712 TVS710 ID GND
NC NC NC 5 GND
Factory Test Point
[1,4,7,8,9] VBA T 1 VBAT
[3,7] USB_DM 1 DM
[3,7] USB_DP 1 DP
[4,7] VBUS 1
VBUS
1 GND
Mark Point
MARK1 MAR K2 MARK3 MARK4
1 1 1 1
MARKD3MM MARKD3MM MARKD3MM MARKD3MM

[2,3,4,5,8,9] VIO18_PMU
[4] SIO
RV804
3
2
1
GND
VPP
I/O
SIM801
Sim Card Con
VCC
RST
CLK
4
5
6
C800
RV805
RV806
VSIM1_PMU [4]
SRST [4]
SCLK [4]
[1,4,7,9]
VBAT
B801
HPZ1608E102-R60TF
C816
4.7uF
6
4
2
L801
U801
VIN
EN
4.7uH
LX 1
VOUT 5
3
R805
C820
NC
VD820
300K
B802
HZ1005K102TFB01
C839
1uF/50V/0603
[2,4,6,8,9]
[8]
[8]
[3]
[3]
[3]
[3]
VIO28_PMU
LEDA
LEDK
AUX_IN0
DSI_TE
DSI_LRSTB
MIPI_TDP2
LCD830
1
2 3
4 5
6
7
8 9
10
11
12
13
14
NC 1uF NC NC GND FB [3] MIPI_TDN2 15 16
R808 [3] MIPI_TDP1 17
[3]LCM_BLPWM SGM3732 LEDA [8] 18
R822 LEDK [8] [3] MIPI_TDN1 19
[3] MIPI_TDP0 20
10R [3] MIPI_TDN0 21 22
Must add PD resisitor
[3] 23 26
47K [3] MIPI_TCP MIPI_TCN 24 25 27
C831 C830
1uF 1uF
VSIM2_PMU[4]
3 GND VCC 4
2 VPP
SIM 80 2 S i m Car d Con
RST 5
SRST2 [4]
[4] SIO2
1 I/O CLK 6
SCLK2 [4]
RV807 C801 RV808 RV809
NC 1uF NC NC
TP9 TP10 TP11
VIO18_PMU VIO28_PMU [2,3,4,5,8,9] [2,4,6,8,9]
[4]VMCH_PMU
C821
TFLASH1.1MM [2,4,6,8,9] VIO 28_PMU
4.7uF TF800 [2,3,4,5,8,9] VIO18_PMU
[3] MC1DAT2
1 DAT2
2 TP5 TP6 TP7 TP8
[3] MC1DAT3
CD/DAT3
1 CTP800
[3] MC1CMD
3 CMD 2 GND
4
[3,9] SCL_1
3 AVDDSCL(YU)
VDD
[3,9] SDA_1
4 5 SDA(XL)
[3] MC1CK
5 CLK
[1] [1] EINT_CTP CTP_RSTB
6 EINT(YD) RST(XR)
6
VSS
7 8
VIOGND
[3] MC1DAT0
7 DAT0 RV800 RV801 RV802 RV803 C811 C810
CTPConnector
[3] MC1DAT1
8 DAT1 NC NC NC NC 1uF 1uF

[4,9] V CAMD_PMU
[4,9] V CAMA_PMU
[3,4,9] VCAMD_IO_PMU
[4] VCAM_AF_PMU
[3,4,9]
[4,9]
[4,9]
[3] M_CMRST 1
[3] M_CMP DN 2
3
4
5
[3,9] CMHREF 6
C901 C903 C904 [3,9] CMMCLK 7
[3,9] CMVSYNC 8
1uF 1uF 100nF [3,9] CMPCLK 9
10 11
[3,9 ] [3,9 ] S CL_ 0 SD A_0
12
[3,9] CMDAT2 13
14 15
[3,9 ] [3,9 ] C MD AT4 CMD AT3
16
17 18
[3,9] C MDAT5
[3,9] CMDAT7
19 20
[3,9] CMDAT6
[3,9 ] [3,9 ] CMDA T9 C MD AT8
21 22
23 24
C905 C907
1uF 1uF
VCAMD_IO_PMU
[3,9] SCL_0
[3,9] SDA_0
[3] SUB_CMPDN2
[3] SUB_CMRST2
VCAMD_PMU
VCAMA_PMU
[3,9] CMHREF
[3,9] CMMCLK
[3,9] CMVSYNC
[3,9] CMPCLK
[3,9] CMDAT2
[3,9 ] [3, 9]
CMDAT3
[2,3,4,5,8,9]
CAM900 BBCON-28P-P04
[2,3,4,5,8,9]
[2,4,6,8,9]
25
26
27
28
CAM901
1
2
3 4
5
6
7
8 9
10 11
12 13
14 15
16 17
18
19 20
VIO18_PMU
VIO18_PMU U920
VIO28_PMU
R920 NC
B1 VDD RSTN D4
C4 VID TRG C3
C931
C2 TST1 SCL/SK A3 SCL_1 [3,8,9]
NC
C932 B3 RSV SDA/SI A4 SDA_1 [3,8,9]
NC D1 CAD0 SO B4
D2 CAD1 CSB A2
C1 VSS DRDY A1
CAP D3
NC C930
NC
[2,3,4,5,8,9] VIO18_PMU
[2,4 ,6, 8, 9] [2, 3, 4,5 ,8, 9] VIO 28_ P M U V IO1 8 _ PMU
C914
4.7uF
1 VDDIO NC 13
2 BYP GND 12
C912 C913 3 NC MMA8452Q INT1 11
4 SCL GND 10
100nF NC
5 GND INT2 9
D901
[3,8,9]
[3,8,9] SCL_1 R901 0R
SDA_1
[3,9]
CMD AT 4 CM D AT5
21
[3,9] CMDAT6
22 23
26
[3,9 ] [3,9 ] CM DAT 7 C MD AT8
24 27
[3,9] CMDAT9 25
[1,4,7,8,9] VBA T
LED990
[4] FLASHLED- BL-HZB32X-TRB
[1,4,7,8,9] VBAT
[2,4 ,6, 8, 9] [2, 3, 4,5 ,8, 9] VIO 28 _ P MU VI O18 _P M U
R902
4.7K 1 J900
[3,8,9] SDA_1 2
VCC SD A
[3,8,9] SCL_1 3 4 SCL
[3] EINT_ALPXS 5
INT VLED
6 GND
APDS_9900

U3-B
ANT1101 ANT1100
R1100 0R R1101
L1103 L1104 TVS1100
NC
NC 39nH
[4] VCN_2V8_PMU
[6] FM_RX_N_6572
[6] FM_RF L1102
L1101
NC
[10] GPS_RX_IP
[10] GPS_RX_IN
[10] GPS_RX_QP
[10] GPS_RX_QN
[10] FM_CLK
[10] FM_DATA
[1,10] C ONN_XO_IN
[4,10] VWCN_1V8_PMU
C1112
100nF
Close to BB
0R
L1100
[4,10] VWCN_1V8_PMU
NC
C1110
NC U1100
31 WB_GPS_RF_IN
32 GPS_DPX_RFOUT
[10] AVDD33_WB 33 AVDD33_WBT
R1113 0R
34 NC
C1109 C1100
1uF 10nF 35 NC
36 AVDD28_FM
37 FM_LANT_N
82nH 38 FM_LANT_P
39 GPS_RFIN
[4,10] VWCN_1V8_PMU 40 AVDD18_GPS
41 DVSS
[10] CONN_RSTB
[10] FM_DATA
C
O
N
N
_
S
C
L
K
A16 GPS_RX_IP
B16 GPS_RX_IN
B15 GPS_RX_QP
B14 GPS_RX_QN
E12 CONN_F2W_CLK
E13 CONN_F2W_DAT
MT6571_CONN RF
J13 CONN_XO_IN
J16 AVDD18_WBG
MT6571_LPDDR2_V12_20131219
MT6627PN_QFN40
MT6627-NS/MQFN40/SMD/P0.4/5X5
C1108 C1107
1uF 100pF
WB_RX_IP A22
WB_RX_IN A21
WB_RX_QP B21
WB_RX_QN B20
WB_TX_IP B19
WB_TX_IN A19
WB_TX_QP A18
WB_TX_QN B18
CONN_WB_CTRL0F19
CONN_WB_CTRL1G19
CONN_WB_CTRL2F20
CONN_WB_CTRL3G18
CONN_WB_CTRL4E 20
CONN_WB_CTRL5B23
CONN_SCLKG13
CONN_SDATA F14
CONN_SEN G14
CONN_RSTB K15
WB_CTRL5 [10]
WB_CTRL4 [10]
WB_ CT R L3 WB _C TR L2 [10 ] [10 ]
WB_ CT R L1 WB _C TR L0 [10 ] [10 ]
WB_ R X IP WB_R X IN [10 ] [10 ]
WB_RX_QP 20 WB_RXQP [10]
WB_RX_QN 19 WB _RXQN [10]
WB_TX_IP 18 WB_TXIP [10]
WB_TX_IN 17 WB_TXIN [10]
WB_TX_QP 16 WB_TXQP [10]
WB_TX_QN 15 WB_TXQN [10]
GPS_RX_IP 14 GPS_RX_IP [10]
GPS_RX_IN 13 GPS_RX_IN [10]
GPS_RX_QP 12 GPS _RX_QP [10]
GPS_RX_QN 11 GPS_RX_QN [10]
MT6627 SMD QFN40
CONN_XO_IN [1,10]
[10] WB_RXIP
[10] WB_RXIN
[10] WB_RXQP
[10] WB_RXQN
[10] WB_TXIP
[10] WB_TXIN
[10] WB_TXQP
[10] WB_TXQN
[10] WB_CTRL0
[10] WB_CTRL1
[10] WB_CTRL2
[10] WB_CTRL3
[10] WB_CTRL4
[10] WB_CTRL5
[10] CONN_SCLK
[10] CONN_SDATA
[10] CONN_SEN
[10] CONN_RSTB
[4,10] VWCN_1V8_PMU
C1101
100nF
[4,10] VWCN_1V8_PMU
C1103
4.7nF
[10] AVDD33_WB
C1105
100pF
VWCN_1V8_PMU
[4,10]
C1102
100pF
VWCN_1V8_PMU
[4,10]
C1104
1uF
R1112 0R
V
W
C
N
_
3
V
3
_
P
M
U
C
1
1
0
6
C1118 C1119
2.2uF 2.2uF 10pF
[10]
FM_CLK
[10]
[10] CONN_SDATA
[10]
CONN_SEN
Table of contents
Other Blu Cell Phone manuals