GOWIN DK START GW1NSR-LV4CQN48PC7I6 V 1.1 User manual

DK_START_GW1NSR-LV4CQN48PC7I6_V
1.1
User Guide
DBUG388-1.1E, 07/30/2021

Copyright © 2021 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.
, Gowin and GOWINSEMI are trademarks of Guangdong Gowin
Semiconductor Corporation and are registered in China, the U.S. Patent and Trademark
Office, and other countries. All other words and logos identified as trademarks or service
marks are the property of their respective holders. No part of this document may be
reproduced or transmitted in any form or by any denotes, electronic, mechanical,
photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.
Disclaimer
GOWINSEMI assumes no liability and provides no warranty (either expressed or implied)
and is not responsible for any damage incurred to your hardware, software, data, or
property resulting from usage of the materials or intellectual property except as outlined in
the GOWINSEMI Terms and Conditions of Sale. All information in this document should be
treated as preliminary. GOWINSEMI may make changes to this document at any time
without prior notice. Anyone relying on this documentation should contact GOWINSEMI for
the current documentation and errata.

Revision History
Date
Version
Description
01/21/2021
1.0E
Initial version published.
07/30/2021
1.1E
The Quick Start in 2.2 A Development Board Suite deleted.

Contents
DBUG388-1.1E
i
Contents
Contents ...............................................................................................................i
List of Figures....................................................................................................iii
List of Tables......................................................................................................iv
1About This Guide ..........................................................................................1
1.1 Purpose .............................................................................................................................. 1
1.2 Related Documents ............................................................................................................1
1.3 Terminology and Abbreviations...........................................................................................2
1.4 Support and Feedback ....................................................................................................... 2
2Development Board Introduction.................................................................3
2.1 Overview.............................................................................................................................3
2.2 A Development Board Suite................................................................................................ 4
2.3 PCB Components ...............................................................................................................5
2.4 System Block Diagram ....................................................................................................... 5
2.5 Features.............................................................................................................................. 6
2.6 Development Board Specification ......................................................................................7
3Development Board Circuit ..........................................................................9
3.1 FPGA Module ..................................................................................................................... 9
3.2 Download & Debug.............................................................................................................9
3.2.1 Overview..........................................................................................................................9
3.2.2 USB ...............................................................................................................................10
3.2.3 J- LINK...........................................................................................................................10
3.2.4 Procedure ......................................................................................................................10
3.2.5 Pinout............................................................................................................................. 11
3.3 Power Supply.................................................................................................................... 11
3.3.1 Overview........................................................................................................................ 11
3.3.2 Power System Distribution ............................................................................................ 11
3.3.3 Power Supply Pinout .....................................................................................................12

Contents
DBUG388-1.1E
ii
3.4 Clock, Reset .....................................................................................................................12
3.4.1 Overview........................................................................................................................12
3.4.2 Clock, Reset ..................................................................................................................12
3.4.3 Pinout............................................................................................................................. 12
3.5 LED ...................................................................................................................................13
3.5.1 Overview........................................................................................................................13
3.5.2 LED Circuit..................................................................................................................... 13
3.5.3 Pinout............................................................................................................................. 13
3.6 Switches ...........................................................................................................................13
3.6.1 Overview........................................................................................................................13
3.7 Key....................................................................................................................................14
3.7.1 Overview........................................................................................................................14
3.7.2 Key Circuit .....................................................................................................................14
3.7.3 Pinout............................................................................................................................. 14
3.8 GPIO .................................................................................................................................14
3.8.1 Overview........................................................................................................................14
3.8.2 GPIO Circuit................................................................................................................... 15
3.8.3 Pinout............................................................................................................................. 15
3.9 MIPI/LVDS ........................................................................................................................15
3.9.1 Overview........................................................................................................................15
3.9.2 MIPI/LVDS Circuit ..........................................................................................................16
3.9.3 Pinout............................................................................................................................. 16
3.10 RS232.............................................................................................................................18
3.10.1 Overview......................................................................................................................18
3.10.2 RS232 Circuit...............................................................................................................18
3.10.3 Pinout........................................................................................................................... 19
4Considerations ............................................................................................20
5Gowin Software ...........................................................................................21

List of Figures
DBUG388-1.1E
iii
List of Figures
Figure 2-1 DK_START_GW1NSR-LV4CQN48PC7I6_V1.1 Development Board ............................. 3
Figure 2-2 A Development Board Suite .............................................................................................4
Figure 2-3 PCB Components.............................................................................................................5
Figure 2-4 System Block Diagram .....................................................................................................5
Figure 3-1 FPGA and USB Connection Diagram...............................................................................10
Figure 3-2 FPGA and J-LINK Connection Diagram ........................................................................... 10
Figure 3-3 Power System Distribution ...............................................................................................11
Figure 3-4 Clock, Reset ..................................................................................................................... 12
Figure 3-5 LED Circuit .......................................................................................................................13
Figure 3-6 Key Circuit Diagram.......................................................................................................... 14
Figure 3-7 GPIO Circuit .....................................................................................................................15
Figure 3-8 LVDS Circuit ..................................................................................................................... 16
Figure 3-9 RS232 Download Connection .......................................................................................... 18

List of Tables
DBUG388-1.1E
iv
List of Tables
Table 1-1 Terminology and Abbreviations ..........................................................................................2
Table 2-1 Development Board Specification ......................................................................................7
Table 3-1 FPGA Download Pinout .....................................................................................................11
Table 3-2 FPGA Power Supply Pinout ...............................................................................................12
Table 3-3 FPGA Clock and Reset Pinout ........................................................................................... 12
Table 3-4 LED Pinout .........................................................................................................................13
Table 3-5 Key Circuit Pinout...............................................................................................................14
Table 3-6 J17 GPIO Pinout ................................................................................................................ 15
Table 3-7 J15 FPGA Pinout................................................................................................................ 16
Table 3-8 J16 FPGA Pinout................................................................................................................ 17
Table 3-9 RS232 Pinout .....................................................................................................................19

1 About This Guide
1.1 Purpose
DBUG388-1.1E
1(21)
1About This Guide
1.1 Purpose
DK_START_GW1NSR-LV4CQN48PC7I6_V1.1 user manual consists
of the following four parts:
1. A brief introduction to the features and hardware resources of the
development board;
2. An introduction to the function, circuit, and Pinout of each module;
3. Attentions in use of the development board;
4. An introduction to the usage of the FPGA development software.
1.2 Related Documents
You can find the related documents at www.gowinsemi.com:
1. DS821, GW1NS series FPGA Products Data Sheet
2. UG823, GW1NS series of FPGA Products Package and Pinout Manual
3. UG824, GW1NS-4&4C Pinout
4. UG290, Gowin FPGA Products Programming and Configuration Guide
5. SUG100, Gowin Software User Guide

1 About This Guide
1.3 Terminology and Abbreviations
DBUG388-1.1E
2(21)
1.3 Terminology and Abbreviations
The terminology and abbreviations used in this manual are as shown
in Table 1-1.
Table 1-1 Terminology and Abbreviations
Terminology and Abbreviations
Meaning
FPGA
Field Programmable Gate Array
MIPI
Mobile Industry Processor Interface
LVDS
Low Voltage Differential Signaling
GPIO
Gowin Programmable Input/output
MCU
Microprogrammed Control Unit
USB
Universal Serial Bus
SoC
System On Chip
JTAG
Joint Test Action Group
SRAM
Static Random Access Memory
RS232
Recommend Standard 232
ARM
Advanced RISC Machines
BSRAM
Block SRAM
SPI
Serial Peripheral Interface
PLL
Phase-locked Loop
QN48
QFN48
1.4 Support and Feedback
Gowin Semiconductor provides customers with comprehensive
technical support. If you have any questions, comments, or suggestions,
please feel free to contact us directly by the following ways.
Website: www.gowinsemi.com
E-mail: [email protected]

2 Development Board Introduction
2.1 Overview
DBUG388-1.1E
3(21)
2Development Board Introduction
Taking GW1NSR-4C for an instance, this chapter mainly introduces
the composition, functions and features of the development board.
Compared to the GW1NS-4C, the GW1NS-4 has no built-in Cortex-M3
processor, and the GW1NSER-4C offers one-time programming and
authentication code features.
2.1 Overview
Figure 2-1 DK_START_GW1NSR-LV4CQN48PC7I6_V1.1 Development Board
The development board adopts the GW1NSR-4C SoC FPGA. SoC
FPFA is embedded with an ARM Cortex-M3 hard core processor. When the
ARM Cortex-M3 hard-core processor is employed as the core, the needs of
the Min. memory can be met. FPGA logic resources and other embedded
resources can flexibly facilitate the peripheral control functions, which