Texas Instruments DS90UB921-Q1EVM User manual

DS90UB921-Q1EVM
User's Guide
Literature Number: SNLU205
March 2016

2SNLU205–March 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Contents
Contents
1 DS90UB921-Q1EVM User's Guide .......................................................................................... 5
1.1 General Description ......................................................................................................... 5
1.2 Features....................................................................................................................... 5
1.3 System Requirements ...................................................................................................... 6
1.4 Contents of the Demo Evaluation Kit ..................................................................................... 6
1.5 Applications Diagram........................................................................................................ 6
1.6 Typical Configuration........................................................................................................ 7
1.7 Quick Start Guide............................................................................................................ 8
1.8 Default Jumper Settings .................................................................................................... 9
1.9 Default Switch Settings ..................................................................................................... 9
1.10 Demo Board Connections................................................................................................. 10
1.11 Single-ended (Coax) and Differential (STP) Operation Configuration............................................... 12
1.12 ALP Software Setup ....................................................................................................... 15
1.12.1 System Requirements........................................................................................... 15
1.12.2 Download Contents.............................................................................................. 15
1.12.3 Installation of the ALP Software................................................................................ 15
1.12.4 Startup - Software Description.................................................................................. 16
1.12.5 Information Tab................................................................................................... 19
1.12.6 Pattern Generator Tab........................................................................................... 20
1.12.7 Registers Tab..................................................................................................... 21
1.12.8 Registers Tab - Address 0x00 selected....................................................................... 22
1.12.9 Scripting Tab...................................................................................................... 24
1.13 Troubleshooting ALP Software........................................................................................... 25
1.13.1 ALP Loads the Incorrect Profile ................................................................................ 25
1.13.2 ALP does not detect the EVM.................................................................................. 27
1.14 Typical Connection and Test Equipment................................................................................ 29
1.15 Equipment References .................................................................................................... 30
1.16 Cable References .......................................................................................................... 30
2 Bill of Materials .................................................................................................................. 31
A EVM PCB Schematics ......................................................................................................... 38
B Board Layout..................................................................................................................... 45

www.ti.com
3
SNLU205–March 2016
Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated
List of Figures
List of Figures
1-1. Applications Diagram........................................................................................................ 6
1-2. Typical Configuration........................................................................................................ 7
1-3. Interfacing to the EVM ...................................................................................................... 8
1-4. Single-Ended (Coax) at Top Layer....................................................................................... 12
1-5. Single-Ended (Coax) Configuration Schematic ........................................................................ 13
1-6. Differential (STP) at Bottom Layer....................................................................................... 13
1-7. Differential (STP) Configuration Schematic............................................................................. 14
1-8. Launching ALP ............................................................................................................. 16
1-9. Initial ALP Screen .......................................................................................................... 17
1-10. Follow-up Screen........................................................................................................... 18
1-11. ALP Information Tab....................................................................................................... 19
1-12. ALP Pattern Generator Tab............................................................................................... 20
1-13. ALP Registers Tab......................................................................................................... 21
1-14. ALP Device ID Selected................................................................................................... 22
1-15. ALP Scripting Tab.......................................................................................................... 24
1-16. USB2ANY Setup ........................................................................................................... 25
1-17. Remove Incorrect Profile.................................................................................................. 25
1-18. Add Correct Profile......................................................................................................... 26
1-19. ALP No Devices Error ..................................................................................................... 27
1-20. Windows 7, ALP USB Driver ............................................................................................. 27
1-21. ALP in Demo Mode ........................................................................................................ 28
1-22. ALP Preferences Menu.................................................................................................... 28
1-23. Typical Test Setup for Video Application................................................................................ 29
1-24. Typical Test Setup for Evaluation........................................................................................ 29
B-1. Top Layer.................................................................................................................... 45
B-2. Inner GND Layer ........................................................................................................... 46
B-3. Inner Power Supply Layer................................................................................................. 47
B-4. Inner GND Layer ........................................................................................................... 48
B-5. Inner Power Supply Layer................................................................................................. 49
B-6. Bottom Layer................................................................................................................ 50

www.ti.com
4SNLU205–March 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
List of Tables
List of Tables
1-1. Default Board Jumper Settings ............................................................................................ 9
1-2. Default Board Switch Settings ............................................................................................. 9
1-3. Power Supply............................................................................................................... 10
1-4. USB2ANY Connector...................................................................................................... 10
1-5. I2C Interface Header....................................................................................................... 10
1-6. MODE_SEL Settings....................................................................................................... 10
1-7. Configuration Select (MODE_SEL) -- SW-DIP8 - S1.................................................................. 10
1-8. Low Frequency (LFMODE) and Intermediate Freuqncy (IFMODE) - SW-DIP2 - S4.............................. 11
1-9. IDx SW-DIP8 - S2 ......................................................................................................... 11
2-1. Bill of Materials ............................................................................................................. 31

5
SNLU205–March 2016
Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated
DS90UB921-Q1EVM User's Guide
Chapter 1
SNLU205–March 2016
DS90UB921-Q1EVM User's Guide
1.1 General Description
The DS90UB921-Q1EVM (Evaluation Module) is 24-bit Color FPD-Link III Serializer with Bidirectional
Control Channel. This kit will demonstrate the functionality and operation of the DS90UB921-Q1. The
DS90UB921-Q1 is in conjunction with the DS90UB922-Q1, DS90UB926Q-Q1, DS90UB928Q-Q1,
DS90UB940-Q1, and DS90UB948-Q1 Deserializers, provides a complete digital interface for concurrent
transmission of high-speed video, audio, and control data for automotive display and image sensing
applications. The DS90UB921-Q1 supports Extended High Definition (1920 x 720p / 60Hz) Digital Video
Format with 24-bit color depth.
The DS90UB921-Q1 incorporates an embedded bidirectional control channel and low latency GPIO
controls. The device translates a parallel interface into a single pair high-speed serialized interface. The
serial bus scheme, FPD-Link III, supports full duplex of high-speed video data transmission and
bidirectional control communication over a single link.
The DS90UB921-Q1 supports clocks in the range of 5 MHz to 96 MHz.
WARNING
The demo board is not intended for EMI testing. The demo board was
designed for easy accessibility to device pins with tap points for
monitoring or applying signals, additional pads for termination, and
multiple connector options.
1.2 Features
• Supports Extended High Definition (1920x720p/60Hz) Digital Video Format with 24-bit Color Depth
• RGB888 + VS, HS, and DE
• Parallel LVCMOS Video Inputs
• Bidirectional Control Interface Channel Interface with I2C Compatible Serial Control Bus
• Up to 10 meters over Differential Shielded Twisted-Pair (STP) cable or Single-Ended Coaxial (Coax)
– STP mode: 5 - 96 MHz Pixel Clock
– Coax mode: 15 - 96 MHz Pixel Clock
• Backwards Compatible to DS90UB922-Q1, DS90UB926Q-Q1, DS90UB928-Q1, DS90UB940-Q1, and
DS90UB948-Q1 FPD-Link III Deserializers
• 4 Optional Bidirectional GPIO Channels
• Spread Spectrum Tolerant Input
• Single 3.3 V Operation with 1.8 V or 3.3 V Compatible LVCMOS I/O Interface
• DC-Balanced and Scrambled Data with Embedded Clock
• Internal pattern Generation
• Automotive grade product: AEC-Q100 Grade 2 qualified

R[7:0]
HS
VS
PCLK
PDB Serializer Deserializer
DE
RGB Display
720p
24-bit color depth
RGB Digital Display Interface
HOST
Graphics
Processor
FPD-Link III
1 Coax / AC Coupled
DS90UB921-Q1 DS90UB922-Q1 PASS
VDDIO
OSS_SEL
SCL
SDA
INTB
I2S AUDIO
(STEREO) OEN
LOCK
IDx DAP DAP
G[7:0]
B[7:0]
SCL
SDA
IDx
R[7:0]
HS
VS
PCLK
DE
G[7:0]
B[7:0]
RIN+
RIN-
DOUT+
DOUT-
(1.8Vor3.3V)
(1.8Vor3.3V) (3.3V) (3.3V) VDDIO
3I2S AUDIO
(STEREO)
3
MODE_SEL MODE_SEL
MCLK
PDB
INTB_IN
VDD33 VDD33
System Requirements www.ti.com
6SNLU205–March 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
DS90UB921-Q1EVM User's Guide
1.3 System Requirements
In order to demonstrate, the following is required:
1. FPD-Link III compatible Deserializer
(a) DS90UB922-Q1, DS90UB940-Q1 and DS90UB948-Q1 up to 96MHz
(b) DS90UB926Q-Q1, and DS90UB928-Q1 up to 85MHz
2. Optional I2C controller
3. Power supply for 3.3V or 12V @ 1A
1.4 Contents of the Demo Evaluation Kit
1. One EVM board with the DS90UB921-Q1
1.5 Applications Diagram
Figure 1-1. Applications Diagram

DS90UB921
FPD-Link III
Deserializer
Video
Processor
Video Processor Board
Cluster,Head Unit
Dual FPD-LINK III
Display
(Video Data+Ctrl+PCLK)
(I2C)
(I2C)
(OpenLDI)
www.ti.com Typical Configuration
7
SNLU205–March 2016
Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated
DS90UB921-Q1EVM User's Guide
1.6 Typical Configuration
Figure 1-2. Typical Configuration
Figure 1-1 and Figure 1-2 illustrate the use of the chipset in a display application.

Quick Start Guide www.ti.com
8SNLU205–March 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
DS90UB921-Q1EVM User's Guide
1.7 Quick Start Guide
1. The DS90UB921-Q1EVM is configured for the single-ended operation by using Coax cable. (default)
2. Connect J28 and J29 (DOUT_P, DOUT_N) to compatible Deserializer e.g. DS90UB922-Q1,
DS90UB926Q-Q1, DS90UB928-Q1, DS90UB940-Q1, and DS90UB948-Q1.
3. Configure switches S1 and S2 to set device’s operating modes
• S1: MODE_SEL = 1 (default factory setting)
• S2: IDx = 0x18 (default factory setting)
4. Connect J23, J24, and J25 to 3.3V.
(a) Optional power options available, J13, 12V (see Table 1-3)
5. Connect J7 with miniUSB (5-pin_ to USB A (4-pin) cable to PC USB port
For details of pin-names and pin-functions, please refer to the DS90UB921-Q1 datasheet.
Figure 1-3. Interfacing to the EVM

www.ti.com Default Jumper Settings
9
SNLU205–March 2016
Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated
DS90UB921-Q1EVM User's Guide
1.8 Default Jumper Settings
Ensure that the board has the default board jumper settings:
Table 1-1. Default Board Jumper Settings
JUMPER JUMPER SETTINGS
J17 Shorted 3V3 EXT
J21 Shorted VDD33
J22 Shorted
1.9 Default Switch Settings
Ensure that the board has the default board switch settings:
Table 1-2. Default Board Switch Settings
SWITCH SWITCH SETTINGS
S1 8 ON, 1 to 7 OFF
S2 8 ON, 1 to 7 OFF
S4 1 and 2 OFF

Demo Board Connections www.ti.com
10 SNLU205–March 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
DS90UB921-Q1EVM User's Guide
1.10 Demo Board Connections
Table 1-3. Power Supply
DESIGNATOR SIGNAL DESCRIPTION
J12 +12V 12V ±5% Main Power, Single +12V power connector that supplies
power to the entire board.
J17.2 +3.3V 3V3 EXT, 3.3V ±5%, Alternative to Main Power.
J21.3 +3.3V VDD33, 3.3V ±5%, Alternative to Main Power.
Table 1-4. USB2ANY Connector
DESIGNATOR DESCRIPTION
J7 mini USB 5 pin
Table 1-5. I2C Interface Header
DESIGNATOR SIGNAL
J30.1 VDDI2C
J30.2 SCL
J30.3 SDA
J30.4 GND
Configuration of the device may be done via the MODE_SEL[1:0]. These modes are latched into register
location during power-up:
Table 1-6. MODE_SEL Settings
MODE SETTING FUNCTION
ALTERNATE FREQUENCY 0See Table 1-7 and Table 1-8
1
REPEATER 0 Repeater OFF (Default)
1 Repeater ON
18-BIT MODE 0 Normal 24-bit RGB Mode (Default)
118-bit RGB Mode. Note: use of GPIO(s) on unused inputs must be enabled
by Register.
(1) Only set one high.
Table 1-7. Configuration Select (MODE_SEL) -- SW-DIP8 - S1(1)
MODE # ALTERNATE FREQUENCY REPEATER 18- BIT MODE
1 0 0 0
2 0 1 0
3 0 1 1
4 1 0 0
5 1 0 1
6 1 1 0
7 1 1 1