Daewoo DSD-9250E User manual

http ://svc.dwe.co.kr
Caution
: In this Manual, some parts can be changed for improving. their
performance without notice in the parts list. So, if you need the
latest parts information, please refer to PPL(Parts Price List)in
Service Information Center(http://svc.dwe.co.kr)
Broadcasting
Digital VVideo
DSD-9250EDSD-9250E
D I G I T A L
Service Manual
Digital Satellite Reciever
CHASSIS : SD-230
Model : DSD-9250E
A. 2003
S/M No. : DSD230FEF0

1

2
GENERAL INFORMATION
A Digital Satellite Receiver is a convenient product that allows you to view a variety of programs provided through satellite.
This user’s guide covers the installation of the DSR and the necessary steps to implement various features.
This also explains special features available only in this DSR in detail, which will allow you to make full of these feature.
• High quality Digital Video & Audio
• Fully MPEG2, DVB compliant
• One step direct move menu system (Go To function)
• Provide friendly and easy-to-use menu system
• Install Wizard system in the earliest of the world
• Various channel editing function
(favorite, moving, locking, renaming, deleting and sorting)
• User programmable various Satellite & Transponder information
• Automatically search for newly added transponder
• Stores up to 2000 channels
• Easy and speedy software upgrade through RS-232 port
• Plug-and-plug data transfer system (DSR to DSR)
• Automatically each channel volume saving function
• Timer function, automatically turns On/Off by setting function
(daily, weekly, monthly, one time)
• Automatic reserved channel moving system
• Provide Electronic Program Guide (EPG)
• Teletext function support
• Antenna Positioning Help feature
• Selectable Video output (CVBS, RGB, S-VHS)
• Provide various switch types, LNB types and NTSC/PAL monitor type
• SCPC/MCPC Receivable from C/Ku Band Satellite
• Multi LNB controlled by DiSEqC 1.0 DiSEqC 1.2 and 22KHz switching
• 256 colors On-Screen-Display
• PAL&NTSC Video Compatible (TV Type auto detect)
• Last channel auto saving
• Allow clear space around the DSD-9250E for sufficient ventilation
• Do not cover the DSD-9250E or place it on a unit that emits heat
• Use a soft cloth and a mild solution of washing-up liquid to clean the casing
• Do not connect or modify cables when the DSD-9250E is plugged in.
• Do not remove the cover
• Do not allow the unit to be exposed to hot, cold or humid conditions
• Never allow liquids, spray or other materials to come into contact with the inside of the DSD-9250E
After purchasing the DSR, unpack it and check to make sure that all of the following items are included in the packaging
• 1 x Remote Control Unit (RCU)
• 1 x User’s Guide
• 1 x DSR
Throughout this manual you will notice that the everyday operation of your DSD-9250E is based on a series of user friendly
on screen display and menus. These menus will help you get the most from your DSD-9250E, guiding you through
installation, channel organizing, viewing and many other functions.
All function can be carried out using the buttons on the remote control, and some of the function can also be carried out
using the buttons on the front panel.

3
General Information
If at any time when you using the menus you want to return to the normal TV mode, press the TV/AV button.
The DSD-9250E is easy to use, always at your command and adaptable for future advances.
Please be aware that new software may change the functionality of the DSD-9250E
Should you experience and difficulties with the operation of your DSD-9250E, please consult the relevant section of this
manual, including the Problem Shooting, or alternatively call your dealer or a customer service adviser.
PR
PR
PR
OK/LIST
MENU
TV/RADIO
EXIT
PAUSE
TXT TV/AV
L
R
INFO EPG
UHF
ALT-AUDIO
Key Function
Switches between the operational mode
and stand-by mode of the receiver (Green
lamp lights up during the operation, Red
lamp lights up in stand-by mode)
TV/ RADIO Switches between TV and Radio mode.
Mutes the sound.
Switches back to previous channel.
INFO Shows information of the current channel.
MENU Displays menu on screen, and calls command
box.
EXIT Returns to the previous menu on the menu
screen.
ALT-AUDIO
When watching a channel, switches the audio
languages.
EPG Calls up the EPG
(Electronic Program Guide)
OK/LIST Executes the selected item in the menu screen,
or enters the desired value in any input mode.
0 - 9 Enter the number in the required menu item or
select a channel number to watch.
PR When watching, changes channels, or moves to
the next higher or lower item in the menu.
When watching, adjusts the volume, or moves to
the left or right item in menu.
Moves up / down a page in the channel list.
PAUSE Press once to freeze the screen picture.
Press once again to go to the normal mode.
Selects the different audio model.
TXT Switches to the Teletext mode.
UHF Switches to the UHF Tuning Mode.
TV/AV Switches between TV and AV mode.
L
R
PR

4
General Information
KEY FUNCTION
Switches between the operational mode and stand-by
mode.
When watching, changes the channel, or in the menu,
moves to the previous and next item.
CAUTION
90-250V~
50/60Hz, 30W
S_VHS
VIDEO
ANT
TV/VCR
R
_
AUDIO
L
_
AUDIO
VCR
LNB IN
LNB OUT
_
RS 232
TV
0/12V
Max. 50mA
13/18V
Max. 500mA
CONNECT TO THE S-VHS JACK
OF TV OR VCR
CONNECT TO TV AND VCR USING A SCART CABLE
RS232 : CONNECT TOA PC FOR S/W UPGRADE
LNB IN : CONNECT TO SATELLITE ANTENNA
LNB OUT : CONNECT TO ANOTHER RECEIVER
CONNECT TOATV OR VCR
CONNECT TO TV ANT INPUT
CONNECT VIDEO TO A TV USING RCA JACK
CONNECTAUDIO L/R TO TV OR AUDIO TUNER
CONNECT 12V TOAN EXTERNAL 0/12V SWITCH
geprufte
Sicherheit
OFF
ON

5
General Information
System Capabilities : Fully DVB compliant
Demodulator
Waveform : QPSK demodulation and FEC decoding in accordance with
DVB prETS 300 421
Symbol rate : 2 < Rs < 45 Msps
Video Decoder
Decompression : MPEG-2 Mian Profile@Main Level
Data rates : Up to 60 Mbits/s
Video formats : 4:3, 16:9
Audio Decoder
Decompression : MPEG laver I and II, Musicam
Outputs : Stereo Channel, Dual Mono, Joint Stereo, Mono
Application System Resources
Microprocessor : St Microelectronics STi5518
Clock frequency : 81 MHz
Flash memory : 1 Mbyte
SDRAM : 8 Mbyte
Graphic display : 720 x 576 (PAL)
720 x 480 (NTSC)
Connector Summary
LNB : 1 x LNB input (F-type)
: 1 x LNB output (F-type : Loop through) : Option
RCA : 4 x RCA jacks (CVBS, Audio L/R, 0/12V)
SCART : 2 Scart (TV, VCR)
RS232 : 1 x 9-pin D-sub (Max 625K bits/s)
S-VHS : 1 x 4-pin Mini Din ; Option
RF modulator : PLL or Mechanical type : Option
Pll : UHF Channel output (21 - 69 CH)
Mechanical : VHF Channel (3 or 4 CH)
LNB & Tuner Input
Input frequency : 950 to 2150 MHz
Digital signal input level : -65 to -25 dBm
LNB supply : 13.0 0.5V / 18.0 0.7V, max.500mA
Band switch control : 22 KHz (Microprocessor control)
Connector : 1 x F-Type, 3/8-32UNEF-2A
2 x F-Type, 3/8-32UNEF-2A (Option)
Power Supply
Main input voltage : 90 - 250V AC 50Hz/60Hz
Normal power consumption : 30W
Remote Control
Number of keys : 31 Keys
Operating distance : Up to 10m
Front Panel
Number of keys : 3 Keys
Indicators : power on / Stand by
Display : 4 Digits (7 segments)
Remote control input : Infra-red receiver

6
CIRCUIT OPERATING MANUAL
DSD-9230E BLOCK DIAGRAM
DSD- 9250E Block Diagram
CPU
(STi5518)
AUDIO D/A
FLASH ROM
(4Mbit)
SDRAM
(32Mbit)
Television
Satellite dish
TUNER
A/D
6bit
DUAL
LINK IC
QPSK
FEC
RCA
CON
TV
SCART
RCA
RS-232
PORT
AV
S/W
(MM1232)
VIDEO
AUDIO
FRONT
SMPS
+5V
+3.3V
+12V
+30V
+22V
+8V
Digital
Audio
Converte r
(TDA1315)
RCA
Interface
I
2
C BUS
POSITIONER
& SKEW
RF
MOD
VCR
SCART
Feature 1. Block Diagram

7
CIRCUIT OPERATING MANUAL
(1) Key Interface
Input can be made by Key using PIO Port for the Key I/O control.
The key value after the scanning is calculated by one Input port and 7 Output Ports.
Output ports are used with the segments of the display.
* Key Scan Method
Perform the “Low Scan”,using the Key Output Port(KO0-7) with the
cycle of 64ms. If the Key is pressed, the Key Input Port will
recognize the status as “low” eventually lead to the key code value
while going through the step from K0 to K7.
S1
R1
10K S2 S3 S4 S5 S6 S7 S8
VCC
KI1
K0-K7
K0
K1
K2
K3
K4
K5
K6
K7
KI1
K7_SEG_CLK
K6_SEG_G K5/SEG_F K4/SEG_E K3/SEG_D K2/SEG_C K1/SEG_B K0/SEG_A
64ms
Feature 2. Key Scan

8
CIRCUIT OPERATING MANUAL
(2) Remote controller Interface
Recognize the REMOCON Code value after analyzing Interrupt Interval Time through PIO Port that reads the output
signal of the IR sensor.
MITSUBISH formats were used for the REMOCON signal. Following is the Timing Diagram for the MITSUBISH signal
format.
The signals are made up of Leader Code, Custom Code (8bit), Separator and Data Code (8bit). Following is the value
of the individual Key.
8.0 4
C
ustom co
d
e
8bit
D
ata
bi
t
8bit
60 60
60
8.0 4.0
0.5
0.5
0.5
1
.5
Feature 3. MITSUBISH Format Timing

9
CIRCUIT OPERATING MANUAL
Chart 1. Remote controller Key Code
Key Function Hex Key Function Hex
Custom code 0x16 0x1C
Power 0x15 INF0 0x21
Mute 0x12 PR 0x17
1 0x01 PR 0x18
2 0x02 0x14
3 0x03 0x13
4 0x04 OK 0x11
5 0x05 EXIT 0x23
6 0x06 0x1D
7 0x07 EPG 0x24
8 0x08 PAUSE 0x1E
9 0x09 Audio-L/R 0x0D
0 0x00 ALT-AUDIO 0x0E
TV/RADIO 0x0A TXT 0x25
PR 0x20 UHF 0x26
MENU 0x22
(3) Display Interface
The signal that controls the Segment of 7-Segment is used with the signal of Key Scan as mentioned above in Key
Interface section.
Common signals that control Digit use PIO (PIO3-0,1,2,3 and 4)
Following picture shows the structure of operation. Display use Common Cathode Type. Display is activated by
recurrent signals with cycle of 1~3ms.
3V3
E
Q1
B57
C
BR1
2.2K
COM0
2
1
C
D1 DX8
R2
33
Q2
B47
B
E
GND
R3
2.2K
SEG_A

10
CIRCUIT OPERATING MANUAL
(1) Structure
STI5518 is a 1 chip including 32bit RISC CPU, A/V Demux, Video Encoder, Multi PIO and Cache RAM for the use of
DVB and DSS Set Top.
Followings are summary of distinctive features of each Block.
Enhanced capability with 32bit VL-RISC CPU Core of 81MHZ clock.
Supporting Bandwidth of 200MB/S using internal 2KB SRAM buffer and 2KB DCACHE.
Video Decoder is attached inside supported by MPEG-2 MP@ML and Letter Box.
MPEG Layer1 and 2 Audio Decoder are stored inside.
Providing interface external AC3 Decoder.
Supporting 2 - 8bit/pixel OSD.
Internally stored Video Encoder for the output of RGB, CVBS and Y/C Video
Enhanced CPU and Decoder capability boosted by 64Mbit SDRAM.
Backing External Surrounding Interface Memories. ( 4 Banks )
Able to use Hardware DMUX, input Serial and to support 32Pid.
Boosting 8 Level INT.
Supporting DMA and other multi PID.
2 MPEG
DMAs
Serial
IEEE 1394
Hardware
transport
strearn
demux
2 Kbytes
Instruction
cache
2K Data
cache and
2K SRAM
OS-Link
2 UART
1 I2C
PIO
3 PWM
Diagnostic
controller
and
systems
services
SDAV
interface
Block move
DMA
ST20
CPU
Interrupt
controller
EMI
2
SmartCard
interfaces
(ASC)
MPEG
audio
decoder
AC-3 I/F
MPEG
video
decoder
PAL/NTSC
Encoder
Teletest
interface
Feature 5. Sti5518 Block Diagram

11
CIRCUIT OPERATING MANUAL
(2) Reset Section.
If the Low signal is read by Sti5518 Reset Pin, the Register value of all Sti5518 will be initialized.
There must be at least of 8 clock (37nsec) of Reset Time.
(3) Clock Section.
STI5518 has two PLL inside. Operative clocks are made by external clock with one unit of 27MHz. The two PLL are as
of ST20 PLL and MPEG PLL.
ST20 PLL produces 81MHz of system clock that is to be used in processor and peripheral equipment.
MPEG PLL produces audio decoder system clock, audio PCM clock, TS Demultiplexer and memory clock of SDRAM.
27MHz clock uses VCXO. Currency control is enabled by PWM OF Sti5518 PWM with the reference of the PCR
value of MPEG to set the exact initiative of MPEG. If this value is not appropriate the colors are not be seen on the
screen, or the screen will display broken features.
(4) PIO Structure.
Sti5518 supports PIO that back up 5 number of Ports (8bit) as of PIO0, PIO1, PIO2, PIO3 and PIO4. Some ports are
able to endow extra functions to PIO for flexible expansion in usage. Following chart shows Alternative Function Pin of
PIO.
PIO port 0
ASC0TxD or
Sc1DataOut
ASC0RxD or
Sc1DataIn
Not connected
Sc1Clk
(Sc1RST)
(Sc1CmdVcc)
ASC0Dir
(Sc1Detect)
PIO port 1
SSC0 MTSR
SSC0 MRST
SSC0 SCIK
CaptureIn1
CaptureIn2
ASC1TxD
ASC1RxD
ASC3TxD
PIO port 2
ASC2TxD
or Sc0DataOut
ASC2RxD
or Sc0DataIn
Not connected
Sc0Clk
CompareOut0
(Sc0RST)
(Sc0CmdVcc)
Not connected
CaptureIn0
(Sc0Detect)
PIO port 3
TriggerIn
TriggerOut
PIO port 4
CompareOut1
(IROut)
CaptureIn3
ASC3RxD
not_Rst
tRSTLRSTH
Min 8x37nsec
Feature 6. Reset Timing
Chart 2. PIO Alternate Functions.
Alternative function of PIO pins
Port bit
0
1
2
3
4
5
6
7

12
CIRCUIT OPERATING MANUAL
This section only provides summaries of individual function of each Port.
Further discussion will be followed in individual port section.
•I
2C_DATA (PIO1_0)
•I
2C_CLK (PIO1_2)
Used for the transmission of Serial and control of Tuner, CI-Max, AV Switch and RF Modulator.
ClkPolarity ClkPhase
01
Serial clock SCIK
Plns MTSR/MRST
First
bit Last
bit
Shift data
Latch data
Transmit data
Feature 7. I2C Timing
Chart 3. PIO Map
PIO NAME I/O Function Remarks
PIO1_0 I2C_Data(SSC0) I/O
PIO1_2 I2C_Clk O
PIO1_3 NOTPGM_EN O L:Flash program enable
PIO1_4 SLOW_S/W I H:VCR Scart Input ON
L: VCR Scart Input OFF
PIO1_5 RS232_Tx O
PIO1_6 RS232_Rx I
PIO2_7 KI1 I
PIO3_0 COM0 O
PIO3_1 COM1 O
PIO3_2 COM2 O
PIO3_3 COM3 O
PIO3_4 COM4 O
PIO3_5 Seg_clk/K7 O
PIO3_6 TriggerIN I
PIO3_7 TriggerOUT O
PIO4_0 SegA/K0 O
PIO4_1 SegB/K1 O
PIO4_2 SegC/K2 O
PIO4_3 SegD/K3 O
PIO4_4 SegE/K4 O
PIO4_5 SegF/K5 O
PIO4_6 REMOCON_IN I
PIO4_7 SegG/K6 O

13
CIRCUIT OPERATING MANUAL
• NOTPGM_EN (PIO1_3)
Flash ROM Write protect/ Program enable (Low) or Program disable (High)
• SLOW_S/W (PIO1_4)
Checking the connection of external features with Vcr scart such as VCR and general power on/off status. Connect and
power on(High), Not connect or power off(Low)
• RS232_Tx (PIO1_5)
• RS232_Rx (PIO1_6)
Rs232 serial data transfer (Used to S/W upgrade, Debugging)
• KI1 (PIO2_7)
Key input check. Reading Keys when in the Low status.
• COM0 (PIO3_0)
• COM1 (PIO3_1)
• COM2 (PIO3_2)
• COM3 (PIO3_3)
• COM4 (PIO3_4)
Selecting 4 Digit of the Display, including clock dots. If it’s in Los status, the Digit will be in ON status.
SegA/K0 (PIO4_0)
• SegB/K1 (PIO4_1)
• SegC/K2 (PIO4_2)
• SegD/K3 (PIO4_3)
• SegE/K4 (PIO4_4)
• SegF/K5 (PIO4_5)
• SegG/K6 (PIO4_7)
• Seg_clk/K7 (PIO3_5)
Signals the segment of Display and Dot (is ON when in High status) and Key Scan.
• Trigger IN (PIO3_6)
• Trigger OUT (PIO3_7)
Used when debugging with DCU Tool
REMOCON_IN (PIO4_6)
Recognize the REMOCON signal being sent from IR Sensor.
(5) Memory Interface
Sti5518 can support both On-chip memories that are 2KB SRAM, 2KB SRAM or Data Cache and 2KB Instruction
Cache and external expanded memories as of ROM and DRAM. Moreover, SDRAM can be used up to 32Mbits with
MPEG memory. From the 32Mbits SDRAM 16Mbits can be used as the buffer of MPEG and the rest of 16Mbits can be
used as Code buffer enabled by Code on SDRAM program.
A. REGION 0
On-Chip memory, Handler, Trap and DMA are allotted from the address 0X80000000 to 0XBFFFFFFF.
B. REGION 1
From the address 0XC0000000 to 0XC0400000 are used as a buffer memory of MPEG.
C. REGION 2
From the address 0X00000000 to 0X3FFFFFFF, they’re used for the surrounding area for the internal parts. Individual
part has 4Kbyte.
D. REGION 3
EMI (Extended Memory) is divided to 4 Banks. Bank 0 is only applicable for the DRAM Interface.

14
CIRCUIT OPERATING MANUAL
Following is the Memory MAP Table.
EMI Bank 3 (FLASH)
EMI Bank 2
EMI Bank 1
EMI Bank 0
Shared SDRAM
Peripheral configuration registers
Reglon 3Reglon 2Reglon 1Reglon 0
0x70000000
0x7FFFFFFF
0x60000000
0x50000000
0x40000000
0x20040000
0x00000000
0xC0000000
0x80000800
MinInt: 0x80000000
0x80001000
0xC0400000
Not available
2 Kbyte data cache when used as SRAM
2 Kbyte SRAM
Not available
Feature 8. Memory Map
The size of EMI Bus is 16bit and also support for the 8bit Bus. The Bank0 of EMI can support DRAM Interface while rest of
Bank as of Bank1, 2 and 3 can only support SRAM, ROM and Peripheral Interface.
• Data 0 - 15
16bit data transfer
• Adr 1 - 21
When using DRAM, it supports Multiplex mode (Row and Column Address) with the access ability of 32bit.
• not_WE0
• not_WE1
Signals individual bite Enable Strobe when addressing 2bit word at EMI.
Not_WE0 assert : Data 0 - 7 enable
Not_WE1 assert : Data 8 - 15 enable
• not_CE0
• not_CE1
• not_CE2
• not_CE3
EMI Bank0/1/2/3 Chip select strobe

15
CIRCUIT OPERATING MANUAL
• MemWait
Wait signal is produced in external device when accessing SRAM and peripheral devices. Wait signal is maintained as
Order status in the High status motivated by processor clock.
• Not_OE
Read Strobe
• ReadnotWrite
The ability to Read or Write of processing cycle.
Access cycle of EMI Bank3 and Bank2 is as following feature. The value of timing chart can be modified by the value of
Configuration Register setting.
Symbol Parameter Min Max Units Note
tCHAV Referecne Clock high to Address valid -8.0 0.0 ns
tCLSV Reference Clock low to Strobe valid -8.0 3.0 ns
tCHSV Reference Clock high to Strobe Valid -8.0 0.0 ns
tRCA/CH Read Data valid to Reference Clock high 13.0 ns
tCHRDX Read Data hold after Reference Clock high -2.0 ns
tSVRDX Read Data hold after Strobe valid 0.0 ns 1
tCLWOV Reference Clock low to Write Data valid -8.0 7.0 ns 1
tCHWOV Reference Clock high to Write Data valid -8.0 6.0 ns 1
tCHWDZ Reference Clock high to Write data tristate -8.0 6.0 ns
tCHRSV Reference Clock high to remaining Strobes valid -8.0 3.0 ns
tCHPH Reference Clock high to ProcClkOut high -8.0 0.0 ns
tWVCH MemWait valid to Reference Clock high 13.0 ns
tRVCH MemReq valid to Reference Clock high 13.0 ns
tRHWX MemWait hold after ProcClkOut high 0.0 ns 1
tPHRX Memreq hold after ProcClkOut high 0.0 ns 1
tPHEMIZ MemGrant to signals tristate when bus granted TBD ns 1
Chart 4. EMI Timing Value

16
CIRCUIT OPERATING MANUAL
Feature 9. EMI Interface Timing

17
CIRCUIT OPERATING MANUAL
(1) Tuner Module
Tuner and QPSK Demodulator are combined into one Module. Following feature shows the Block Diagram.
RFINPUTA 950 ~2150
VDD
(+3.3V) NRES SDA SCLB3
(5V)
AMP
RFATT
BPF
AMP
QPSK Link IC
STV0299B
SDAT
Loop
Through
Output
950 ~2150
B2
(5V)
ZERO IC
with
PLL
TUN
(30V)
B1
(5V)
SCLT
DATA[0:7] STROUT ERROR CLK_OUT
D/P
AUX_CLK
BPF
LNB Power B
LNB Power A
T/M A/S
LPF
F22/DiSEqC
B4 (5V) I
Q
AGC
CIRCUIT
Feature 10. Tuner Modul Block

18
CIRCUIT OPERATING MANUAL
* The functions of individual Pin.
PIN NAME PIN No. PIN DESCRIPTION
LNB POWER B 1 LNB Voltage supply. To put 1000PF of ceramic capacitor into ground.
LNB POWER A 2 LNB Voltage supply. To put 1000PF of ceramic capacitor into ground.
A-GND 3,6 GND. Please don’t let any Digital Noise enter through ground.
B1 4 5V Supply for RF Amp TR
B2 5 5V Supply for ZERO-IF chip(for RF)
B3 6 5V Supply for ZERO-IF chip(for PLL)
A/S 8 I
2
C Bus Address selection input (See table 3)
T/M 9 Tuning voltage monitor (Do not connect it to anywhere)
TUNING(+30V) 10 PLL channel select voltage supply (+30V)
B4 11 5V supply for AGC pull-up
NRES 12 Reset, active at low level.
AUX_CLK 13 Programmable Output Port or Programmable Output Clock
F22/DiSEqC 14 DiSEqC modulation (22kHz Tone), Programmable Output Port
SCL 15 I
2
C Bus
SDA 17
N.C 16 Do not connect it to anywhere
BCLK OUT 18 Output Byte Clock; or Bit Clock in Serial Mode.
N.C 19 Do not connect it to anywhere
DO,....,D7 20~27 Output Data : D7 is DATA_OUT in Serial Mode.
N.C 28 Do not connect it to anywhere
D/P 29 Data/Parity Signal.
ERROR 30 Output Error Signal. Set in case of uncorrectable packet.
STR OUT 31 Output 1st byte Signal (synchro byte clock)
VDD 32 +3.3V Supply for LINK IC
Chart 5. Tuner Module Pin Out
Data
Parity
No Error
Uncorrectible Packet
No Error
BYTE CLK
PACKET
STR OUT
ERROR
BYTE DATA
Feature 11. Parallel Data Output Timing
TS Output is made by the Serial or Parallel function.
The relationship between TS output Data and Control signal is showing in the following diagram. If an error occurs Data is
ignored, and the Data in the Valid area is valid.
Parallel Output Timing

19
CIRCUIT OPERATING MANUAL
START
Bit CL
K
PACKET
D7
ERROR
First bit of the packet
Data Parity
Parity
Useful Data
1 Packet
RS0 = 0
RS0 = 1
Feature 12. Serial Data Output Timing
Serial Output Timing
(2) Related with LNB.
1) LNB power and 22khz Tone Pulse
The power supplied to LNB sends the 22Khz Tone signal that is used in horizontal(18V), vertical(13V) and frequency
Band and Diseqc Command.
UNI-CI Model uses LNBPIO series that are exclusive IC for the LNB from ST company.
Control signal is sent through 74HC574(IC5and IC6) from CPU.
Chart 6. LNB Control signals
22KHZ Tone Spec is
Function High Low
H/V Horizental(18v) Vertical (13v)
22Khz-ON 22Khz ON 22Khz OFF
LNB-ON LNB ON STD BY
AUX/IRD IRD MODE AUX MODE
(Loop Through) (External SAT)
Feature 13. 22Khz Tone Pulse