NXP Semiconductors QorIQ LS1012A User manual

QorIQ LS1012A Reference Manual
Document Number: LS1012ARM
Rev. 1, 01/2018

QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
2 NXP Semiconductors

Contents
Section number Title Page
Chapter 1
Overview
1.1 Introduction...................................................................................................................................................................171
1.2 Features summary......................................................................................................................................................... 172
1.3 Application examples....................................................................................................................................................174
1.3.1 Entry-level broadband Ethernet gateway.......................................................................................................174
1.3.2 Consumer NAS/DAS and battery-powered NAS applications......................................................................175
1.3.3 IoT gateways..................................................................................................................................................178
1.4 Chip features ................................................................................................................................................................ 180
1.4.1 Arm Cortex-A53 core.................................................................................................................................... 180
1.4.2 Arm CoreLink CCI-400 cache coherent interconnect................................................................................... 180
1.4.3 PreBoot loader and non-volatile memory interfaces......................................................................................181
1.4.4 Multi-mode DDR controller (MMDC).......................................................................................................... 181
1.4.5 Enhanced direct memory access (eDMA) and direct memory access multiplexer (DMAMUX)................. 181
1.4.6 DUART..........................................................................................................................................................182
1.4.7 FlexTimer module (FTM)..............................................................................................................................182
1.4.8 Universal serial bus (USB) 3.0 controller and PHY...................................................................................... 183
1.4.9 USB 2.0 controller with ULPI interface........................................................................................................ 183
1.4.10 High-speed I/O interfaces.............................................................................................................................. 184
1.4.10.1 Serial advanced technology attachment (SATA) controller...................................................... 184
1.4.10.2 PCI Express 2.0 interface...........................................................................................................185
1.4.10.3 SGMII........................................................................................................................................ 185
1.4.11 Integrated interchip sound (I2S) / synchronous audio interface (SAI).......................................................... 185
1.4.12 Enhanced secure digital host controller and SDIO........................................................................................ 186
1.4.13 Integrated security engine (SEC)................................................................................................................... 186
1.4.14 Inter-integrated circuit (I2C) controller......................................................................................................... 187
1.4.15 Quad serial peripheral interface (QuadSPI)...................................................................................................187
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 3

Section number Title Page
1.4.16 Serial peripheral interface (SPI).....................................................................................................................188
1.4.17 Watchdog timer (WDOG)..............................................................................................................................188
Chapter 2
Memory Map
2.1 Overview.......................................................................................................................................................................189
2.2 System memory map.....................................................................................................................................................189
2.3 CCSR address map....................................................................................................................................................... 191
Chapter 3
Signal Descriptions
3.1 Signals Introduction......................................................................................................................................................195
3.2 Signals Overview..........................................................................................................................................................195
3.3 Configuration signals sampled at reset......................................................................................................................... 209
3.4 Signal multiplexing details........................................................................................................................................... 209
3.4.1 Ethernet controller 1, SAI, USB 2.0, and GPIO2 signal multiplexing.......................................................... 210
3.4.2 Ethernet management interface 1 and GPIO2 signal multiplexing................................................................212
3.4.3 eSDHC1 and GPIO1 signal multiplexing...................................................................................................... 212
3.4.4 eSDHC2, GPIO1, FTM, SAI, and SPI signal multiplexing...........................................................................214
3.4.5 GPIO1 and FTM signal multiplexing............................................................................................................ 215
3.4.6 I2C1, GPIO1, and FTM signal multiplexing................................................................................................. 215
3.4.7 QuadSPI, I2C, and GPIO1 signal multiplexing............................................................................................. 216
3.4.8 UART1 and GPIO signal multiplexing..........................................................................................................217
3.4.9 UART2, GPIO, and SAI signal multiplexing................................................................................................ 217
3.4.10 USB, ASLEEP, and GPIO1 signal multiplexing........................................................................................... 218
3.4.11 TA_TMP_DETECT_B and GPIO2 signal multiplexing...............................................................................218
3.5 Output Signal States During Reset............................................................................................................................... 219
Chapter 4
Reset, Clocking, and Initialization
4.1 Reset, clocking, and initialization overview.................................................................................................................221
4.2 External Signal Descriptions.........................................................................................................................................221
4.2.1 System control signals................................................................................................................................... 222
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
4 NXP Semiconductors

Section number Title Page
4.2.1.1 RESET_REQ_B behavior..........................................................................................................223
4.2.2 External Clock Signals...................................................................................................................................223
4.3 Clocking register descriptions.......................................................................................................................................224
4.3.1 Clocking Memory map.................................................................................................................................. 224
4.3.2 Core cluster n clock control/status register (CLKC1CSR)............................................................................ 224
4.3.2.1 Offset..........................................................................................................................................224
4.3.2.2 Function..................................................................................................................................... 225
4.3.2.3 Diagram......................................................................................................................................225
4.3.2.4 Fields..........................................................................................................................................225
4.3.3 PLL cluster n general status register (PLLC1GSR).......................................................................................226
4.3.3.1 Offset..........................................................................................................................................226
4.3.3.2 Function..................................................................................................................................... 226
4.3.3.3 Diagram......................................................................................................................................226
4.3.3.4 Fields..........................................................................................................................................227
4.3.4 Platform clock domain control/status register (CLKPCSR)..........................................................................227
4.3.4.1 Offset..........................................................................................................................................227
4.3.4.2 Function..................................................................................................................................... 228
4.3.4.3 Diagram......................................................................................................................................228
4.3.4.4 Fields..........................................................................................................................................228
4.3.5 Platform PLL general status register (PLLPGSR).........................................................................................229
4.3.5.1 Offset..........................................................................................................................................229
4.3.5.2 Function..................................................................................................................................... 229
4.3.5.3 Diagram......................................................................................................................................229
4.3.5.4 Fields..........................................................................................................................................229
4.4 Functional description...................................................................................................................................................230
4.4.1 Power-on reset sequence................................................................................................................................230
4.4.2 Core Soft Reset.............................................................................................................................................. 233
4.4.3 Reset state timing...........................................................................................................................................233
4.4.4 Power-on reset configuration.........................................................................................................................234
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 5

Section number Title Page
4.4.4.1 Reset configuration word (RCW) source...................................................................................235
4.4.4.2 Transconductance selection control...........................................................................................235
4.4.5 Reset configuration word (RCW).................................................................................................................. 235
4.4.5.1 RCW Field Definitions.............................................................................................................. 236
4.4.5.2 Hard-coded RCW options..........................................................................................................245
4.4.5.3 RCW settings for hard-coded options........................................................................................245
4.4.6 Clocking.........................................................................................................................................................247
4.4.6.1 Clocking mode........................................................................................................................... 247
4.4.6.1.1 Crystal based (internal oscillator mode) clocking.............................................. 248
4.4.6.1.2 External clock oscillator/generator based clocking (on-chip oscillator
bypassed).............................................................................................................248
4.4.6.2 Guidelines for crystal or external clock oscillator/generator usage with different interfaces....249
4.4.6.2.1 PCI Express use cases (with TX_CLK)..............................................................250
4.4.6.2.2 RGMII-only use cases.........................................................................................250
4.4.6.2.3 SGMII use cases................................................................................................. 251
4.4.6.2.4 SATA use cases.................................................................................................. 252
4.4.6.3 IP Logic Clock Distribution and Configuration.........................................................................253
4.4.6.4 CLK_OUT configuration...........................................................................................................255
Chapter 5
Interrupt Assignments
5.1 Introduction...................................................................................................................................................................257
5.2 Internal interrupt sources.............................................................................................................................................. 257
Chapter 6
Arm Modules
6.1 Introduction...................................................................................................................................................................261
6.2 Arm® Cortex®-A53 core............................................................................................................................................. 261
6.3 Arm generic interrupt controller (GIC-400)................................................................................................................. 262
6.4 On-Chip RAM memory controller (OCRAM)............................................................................................................. 263
Chapter 7
CSU, OCRAM, and MSCM
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
6 NXP Semiconductors

Section number Title Page
7.1 Central Security Unit.................................................................................................................................................... 265
7.1.1 CSU Memory Map/Register Definition.........................................................................................................265
7.1.1.1 Config Security Level (CSU_CSL)........................................................................................... 266
7.1.1.2 Secure Access register (CSU_SAn)...........................................................................................271
7.1.2 Initialization Policy........................................................................................................................................275
7.2 On-Chip RAM memory controller (OCRAM)............................................................................................................. 275
7.3 Miscellaneous System Control Module (MSCM)........................................................................................................ 276
7.3.1 MSCM Access Control and TrustZone Security (ACTZS)Memory Map/Register Definition.....................276
7.3.1.1 ACTZS CSL Interrupt Enable Register (MSCM_ACTZS_CSLIER)....................................... 277
7.3.1.2 ACTZS CSL Interrupt Register (MSCM_ACTZS_CSLIR)......................................................279
7.3.1.3 ACTZS CSL Interrupt Overrun Register (MSCM_ACTZS_CSOVR)..................................... 281
7.3.2 ACTZS CSLn Fail Status Capture Registers (Memory Map/Register Definition)....................................... 284
7.3.2.1 ACTZS CSLn Fail Status Address (Low) Register (MSCM_CSFARn)...................................286
7.3.2.2 ACTZS CSLn Fail Status Control Register (MSCM_CSFCRn)...............................................287
7.3.2.3 ACTZS CSLn Fail Status Master ID Register (MSCM_CSFIRn)............................................ 288
7.3.2.4 ACTZS CSLn Fail Status Address (Low) Register (MSCM_CSFARn)...................................289
7.3.2.5 ACTZS CSLn Fail Status Control Register (MSCM_CSFCRn)...............................................290
7.3.2.6 ACTZS CSLn Fail Status Master ID Register (MSCM_CSFIRn)............................................ 291
7.3.2.7 ACTZS CSLn Fail Status Address (Low) Register (MSCM_CSFARn)...................................292
7.3.2.8 ACTZS CSLn Fail Status Control Register (MSCM_CSFCRn)...............................................293
7.3.2.9 ACTZS CSLn Fail Status Master ID Register (MSCM_CSFIRn)............................................ 294
7.3.2.10 ACTZS CSLn Fail Status Address (Low) Register (MSCM_CSFARn)...................................295
7.3.2.11 ACTZS CSLn Fail Status Control Register (MSCM_CSFCRn)...............................................296
7.3.2.12 ACTZS CSLn Fail Status Master ID Register (MSCM_CSFIRn)............................................ 297
Chapter 8
System Counter
8.1 Overview.......................................................................................................................................................................299
8.2 Secure system counter register descriptions................................................................................................................. 299
8.2.1 Secure_System_counter Memory map.......................................................................................................... 299
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 7

Section number Title Page
8.2.2 Control register (CNTCR)............................................................................................................................. 300
8.2.2.1 Offset..........................................................................................................................................300
8.2.2.2 Function..................................................................................................................................... 300
8.2.2.3 Diagram......................................................................................................................................300
8.2.2.4 Fields..........................................................................................................................................300
8.2.3 LSB of counter count value register (CNTCV1)........................................................................................... 301
8.2.3.1 Offset..........................................................................................................................................301
8.2.3.2 Function..................................................................................................................................... 301
8.2.3.3 Diagram......................................................................................................................................301
8.2.3.4 Fields..........................................................................................................................................301
8.2.4 MSB of counter count value register (CNTCV2).......................................................................................... 302
8.2.4.1 Offset..........................................................................................................................................302
8.2.4.2 Function..................................................................................................................................... 302
8.2.4.3 Diagram......................................................................................................................................302
8.2.4.4 Fields..........................................................................................................................................302
8.2.5 Counter frequency mode table base frequency register (CNTFID0).............................................................303
8.2.5.1 Offset..........................................................................................................................................303
8.2.5.2 Function..................................................................................................................................... 303
8.2.5.3 Diagram......................................................................................................................................303
8.2.5.4 Fields..........................................................................................................................................303
8.3 Non-secure system counter register descriptions..........................................................................................................304
8.3.1 Non_secure_system_counter Memory map...................................................................................................304
8.3.2 LSB of Counter Count Value (CNCTV_RO1)..............................................................................................304
8.3.2.1 Offset..........................................................................................................................................304
8.3.2.2 Function..................................................................................................................................... 304
8.3.2.3 Diagram......................................................................................................................................305
8.3.2.4 Fields..........................................................................................................................................305
8.3.3 MSB of counter count value register (CNCTV2_RO2).................................................................................305
8.3.3.1 Offset..........................................................................................................................................305
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
8 NXP Semiconductors

Section number Title Page
8.3.3.2 Function..................................................................................................................................... 305
8.3.3.3 Diagram......................................................................................................................................305
8.3.3.4 Fields..........................................................................................................................................306
Chapter 9
Cache Coherent Interconnect (CCI-400)
9.1 The Cache coherent interconnect (CCI-400) module as implemented on the chip...................................................... 307
9.2 Register Descriptions....................................................................................................................................................309
9.2.1 CCI400 Registers Memory map.................................................................................................................... 309
9.2.2 Control Override Register (Control_Override_Register).............................................................................. 312
9.2.2.1 Offset..........................................................................................................................................312
9.2.2.2 Function..................................................................................................................................... 312
9.2.2.3 Diagram......................................................................................................................................312
9.2.2.4 Fields..........................................................................................................................................313
9.2.3 Speculation Control Register (Speculation_Control_Register)..................................................................... 314
9.2.3.1 Offset..........................................................................................................................................314
9.2.3.2 Function..................................................................................................................................... 314
9.2.3.3 Diagram......................................................................................................................................314
9.2.3.4 Fields..........................................................................................................................................315
9.2.4 Secure Access Register (Secure_Access_Register).......................................................................................316
9.2.4.1 Offset..........................................................................................................................................316
9.2.4.2 Function..................................................................................................................................... 316
9.2.4.3 Diagram......................................................................................................................................316
9.2.4.4 Fields..........................................................................................................................................317
9.2.5 Status Register (Status_Register)...................................................................................................................317
9.2.5.1 Offset..........................................................................................................................................317
9.2.5.2 Function..................................................................................................................................... 317
9.2.5.3 Diagram......................................................................................................................................318
9.2.5.4 Fields..........................................................................................................................................318
9.2.6 Imprecise Error Register (Imprecise_Error_Register)...................................................................................319
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 9

Section number Title Page
9.2.6.1 Offset..........................................................................................................................................319
9.2.6.2 Function..................................................................................................................................... 319
9.2.6.3 Diagram......................................................................................................................................319
9.2.6.4 Fields..........................................................................................................................................320
9.2.7 Snoop Control Registers (Snoop_Control_Register_S0 - Snoop_Control_Register_S4)............................. 320
9.2.7.1 Offset..........................................................................................................................................320
9.2.7.2 Function..................................................................................................................................... 320
9.2.7.3 Diagram......................................................................................................................................321
9.2.7.4 Fields..........................................................................................................................................321
9.2.8 Shareable Override Registers (Shareable_Override_Register_S0 - Shareable_Override_Register_S4).......322
9.2.8.1 Offset..........................................................................................................................................322
9.2.8.2 Function..................................................................................................................................... 322
9.2.8.3 Diagram......................................................................................................................................323
9.2.8.4 Fields..........................................................................................................................................323
9.2.9 Read Channel QoS Value Override Register (Read_Qos_Override_Register_S0 - Read_Qos_Override_
Register_S4)...................................................................................................................................................324
9.2.9.1 Offset..........................................................................................................................................324
9.2.9.2 Function..................................................................................................................................... 324
9.2.9.3 Diagram......................................................................................................................................324
9.2.9.4 Fields..........................................................................................................................................325
9.2.10 Write Qos Override Register (Write_Qos_Override_Register_S0 - Write_Qos_Override_Register_S4)....325
9.2.10.1 Offset..........................................................................................................................................325
9.2.10.2 Function..................................................................................................................................... 326
9.2.10.3 Diagram......................................................................................................................................326
9.2.10.4 Fields..........................................................................................................................................326
9.2.11 Qos Control Register (Qos_Control_Register_S0 - Qos_Control_Register_S4).......................................... 327
9.2.11.1 Offset..........................................................................................................................................327
9.2.11.2 Function..................................................................................................................................... 327
9.2.11.3 Diagram......................................................................................................................................327
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
10 NXP Semiconductors

Section number Title Page
9.2.11.4 Fields..........................................................................................................................................328
9.2.12 Max OT Registers (Max_OT_Register_S0 - Max_OT_Register_S4)...........................................................329
9.2.12.1 Offset..........................................................................................................................................329
9.2.12.2 Function..................................................................................................................................... 329
9.2.12.3 Diagram......................................................................................................................................330
9.2.12.4 Fields..........................................................................................................................................330
9.2.13 Regulator Target Registers (Target_Latency_Register_S0 - Target_Latency_Register_S4)........................331
9.2.13.1 Offset..........................................................................................................................................331
9.2.13.2 Function..................................................................................................................................... 331
9.2.13.3 Diagram......................................................................................................................................331
9.2.13.4 Fields..........................................................................................................................................332
9.2.14 QoS Range Register (Qos_Range_Register_S0 - Qos_Range_Register_S4)................................................332
9.2.14.1 Offset..........................................................................................................................................332
9.2.14.2 Function..................................................................................................................................... 332
9.2.14.3 Diagram......................................................................................................................................333
9.2.14.4 Fields..........................................................................................................................................333
9.2.15 QoS Regulator Scale Factor Registers (Latency_Regulation_Register_S0 - Latency_Regulation_Regis
ter_S4)............................................................................................................................................................334
9.2.15.1 Offset..........................................................................................................................................334
9.2.15.2 Function..................................................................................................................................... 334
9.2.15.3 Diagram......................................................................................................................................335
9.2.15.4 Fields..........................................................................................................................................335
9.3 Functional Description..................................................................................................................................................335
9.3.1 About the functions........................................................................................................................................336
9.3.2 Snoop connectivity and control......................................................................................................................336
9.3.2.1 Removing a master from the coherent domain.......................................................................... 337
9.3.3 Speculative fetch............................................................................................................................................337
9.3.4 Security.......................................................................................................................................................... 338
9.3.4.1 Internal programmers view........................................................................................................ 338
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 11

Section number Title Page
9.3.4.2 Security of master interfaces......................................................................................................339
9.3.5 Error responses...............................................................................................................................................339
9.3.5.1 Imprecise errors..........................................................................................................................339
9.3.6 Barriers...........................................................................................................................................................340
9.3.7 DVM messages.............................................................................................................................................. 340
9.3.8 Quality of Service.......................................................................................................................................... 341
9.3.8.1 QoS value...................................................................................................................................341
9.3.8.2 Regulation based on outstanding transactions........................................................................... 344
9.3.8.3 QoS programmable registers......................................................................................................346
Chapter 10
Arm CoreLink™ TrustZone Address Space Controller TZC-380
10.1 Introduction...................................................................................................................................................................347
10.1.1 Overview........................................................................................................................................................347
10.1.1.1 Features...................................................................................................................................... 348
10.2 Miscellaneous signal descriptions.................................................................................................................................348
10.3 Register Descriptions....................................................................................................................................................349
10.3.1 TZASC Memory map.................................................................................................................................... 350
10.3.2 Configuration Register (configuration)..........................................................................................................351
10.3.2.1 Offset..........................................................................................................................................352
10.3.2.2 Function..................................................................................................................................... 352
10.3.2.3 Diagram......................................................................................................................................352
10.3.2.4 Fields..........................................................................................................................................352
10.3.3 Action register (action).................................................................................................................................. 353
10.3.3.1 Offset..........................................................................................................................................353
10.3.3.2 Function..................................................................................................................................... 353
10.3.3.3 Diagram......................................................................................................................................353
10.3.3.4 Fields..........................................................................................................................................354
10.3.4 Lockdown Range Register (lockdown_range)...............................................................................................354
10.3.4.1 Offset..........................................................................................................................................354
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
12 NXP Semiconductors

Section number Title Page
10.3.4.2 Function..................................................................................................................................... 354
10.3.4.3 Diagram......................................................................................................................................355
10.3.4.4 Fields..........................................................................................................................................355
10.3.5 Lockdown Select Register (lockdown_select)...............................................................................................356
10.3.5.1 Offset..........................................................................................................................................356
10.3.5.2 Function..................................................................................................................................... 356
10.3.5.3 Diagram......................................................................................................................................356
10.3.5.4 Fields..........................................................................................................................................357
10.3.6 Interrupt Status Register (int_status)..............................................................................................................358
10.3.6.1 Offset..........................................................................................................................................358
10.3.6.2 Function..................................................................................................................................... 358
10.3.6.3 Diagram......................................................................................................................................358
10.3.6.4 Fields..........................................................................................................................................358
10.3.7 Interrupt Clear Register (int_clear)................................................................................................................359
10.3.7.1 Offset..........................................................................................................................................359
10.3.7.2 Function..................................................................................................................................... 359
10.3.7.3 Diagram......................................................................................................................................359
10.3.7.4 Fields..........................................................................................................................................359
10.3.8 Fail Address Low Register (fail_address_low)..............................................................................................360
10.3.8.1 Offset..........................................................................................................................................360
10.3.8.2 Function..................................................................................................................................... 360
10.3.8.3 Diagram......................................................................................................................................360
10.3.8.4 Fields..........................................................................................................................................361
10.3.9 Fail Address High Register (fail_address_high)............................................................................................361
10.3.9.1 Offset..........................................................................................................................................361
10.3.9.2 Function..................................................................................................................................... 361
10.3.9.3 Diagram......................................................................................................................................361
10.3.9.4 Fields..........................................................................................................................................361
10.3.10 Fail Control Register (fail_control)................................................................................................................362
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 13

Section number Title Page
10.3.10.1 Offset..........................................................................................................................................362
10.3.10.2 Function..................................................................................................................................... 362
10.3.10.3 Diagram......................................................................................................................................362
10.3.10.4 Fields..........................................................................................................................................363
10.3.11 Fail ID Register (fail_id)................................................................................................................................363
10.3.11.1 Offset..........................................................................................................................................363
10.3.11.2 Function..................................................................................................................................... 363
10.3.11.3 Diagram......................................................................................................................................364
10.3.11.4 Fields..........................................................................................................................................364
10.3.12 Speculation Control Register (speculation_control)......................................................................................364
10.3.12.1 Offset..........................................................................................................................................364
10.3.12.2 Function..................................................................................................................................... 364
10.3.12.3 Diagram......................................................................................................................................365
10.3.12.4 Fields..........................................................................................................................................365
10.3.13 Security Inversion Register (security_inversion_en).....................................................................................366
10.3.13.1 Offset..........................................................................................................................................366
10.3.13.2 Function..................................................................................................................................... 366
10.3.13.3 Diagram......................................................................................................................................366
10.3.13.4 Fields..........................................................................................................................................366
10.3.14 Region Setup Low 0 Register (region_setup_low_0)....................................................................................367
10.3.14.1 Offset..........................................................................................................................................367
10.3.14.2 Diagram......................................................................................................................................367
10.3.14.3 Fields..........................................................................................................................................368
10.3.15 Region Setup High 0 Register (region_setup_high_0).................................................................................. 368
10.3.15.1 Offset..........................................................................................................................................368
10.3.15.2 Function..................................................................................................................................... 368
10.3.15.3 Diagram......................................................................................................................................368
10.3.15.4 Fields..........................................................................................................................................369
10.3.16 Region Attributes 0 Register (region_attributes_0).......................................................................................369
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
14 NXP Semiconductors

Section number Title Page
10.3.16.1 Offset..........................................................................................................................................369
10.3.16.2 Function..................................................................................................................................... 369
10.3.16.3 Diagram......................................................................................................................................369
10.3.16.4 Fields..........................................................................................................................................370
10.3.17 Region Setup Low 1 Register (region_setup_low_1)....................................................................................370
10.3.17.1 Offset..........................................................................................................................................370
10.3.17.2 Diagram......................................................................................................................................370
10.3.17.3 Fields..........................................................................................................................................371
10.3.18 Region Setup High 1 Register (region_setup_high_1).................................................................................. 371
10.3.18.1 Offset..........................................................................................................................................372
10.3.18.2 Function..................................................................................................................................... 372
10.3.18.3 Diagram......................................................................................................................................372
10.3.18.4 Fields..........................................................................................................................................372
10.3.19 Region Attributes 1 Register (region_attributes_1).......................................................................................372
10.3.19.1 Offset..........................................................................................................................................373
10.3.19.2 Function..................................................................................................................................... 373
10.3.19.3 Diagram......................................................................................................................................374
10.3.19.4 Fields..........................................................................................................................................375
10.3.20 Region Setup Low 2 Register (region_setup_low_2)....................................................................................376
10.3.20.1 Offset..........................................................................................................................................376
10.3.20.2 Diagram......................................................................................................................................376
10.3.20.3 Fields..........................................................................................................................................376
10.3.21 Region Setup High 2 Register (region_setup_high_2).................................................................................. 377
10.3.21.1 Offset..........................................................................................................................................377
10.3.21.2 Function..................................................................................................................................... 377
10.3.21.3 Diagram......................................................................................................................................377
10.3.21.4 Fields..........................................................................................................................................378
10.3.22 Region Attributes 2 Register (region_attributes_2).......................................................................................378
10.3.22.1 Offset..........................................................................................................................................378
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 15

Section number Title Page
10.3.22.2 Function..................................................................................................................................... 378
10.3.22.3 Diagram......................................................................................................................................380
10.3.22.4 Fields..........................................................................................................................................380
10.3.23 Region Setup Low 3 Register (region_setup_low_3)....................................................................................381
10.3.23.1 Offset..........................................................................................................................................381
10.3.23.2 Diagram......................................................................................................................................381
10.3.23.3 Fields..........................................................................................................................................382
10.3.24 Region Setup High 3 Register (region_setup_high_3).................................................................................. 382
10.3.24.1 Offset..........................................................................................................................................383
10.3.24.2 Function..................................................................................................................................... 383
10.3.24.3 Diagram......................................................................................................................................383
10.3.24.4 Fields..........................................................................................................................................383
10.3.25 Region Attributes 3 Register (region_attributes_3).......................................................................................383
10.3.25.1 Offset..........................................................................................................................................384
10.3.25.2 Function..................................................................................................................................... 384
10.3.25.3 Diagram......................................................................................................................................385
10.3.25.4 Fields..........................................................................................................................................386
10.3.26 Region Setup Low 4 Register (region_setup_low_4)....................................................................................387
10.3.26.1 Offset..........................................................................................................................................387
10.3.26.2 Diagram......................................................................................................................................387
10.3.26.3 Fields..........................................................................................................................................387
10.3.27 Region Setup High 4 Register (region_setup_high_4).................................................................................. 388
10.3.27.1 Offset..........................................................................................................................................388
10.3.27.2 Function..................................................................................................................................... 388
10.3.27.3 Diagram......................................................................................................................................388
10.3.27.4 Fields..........................................................................................................................................389
10.3.28 Region Attributes 4 Register (region_attributes_4).......................................................................................389
10.3.28.1 Offset..........................................................................................................................................389
10.3.28.2 Function..................................................................................................................................... 389
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
16 NXP Semiconductors

Section number Title Page
10.3.28.3 Diagram......................................................................................................................................391
10.3.28.4 Fields..........................................................................................................................................391
10.3.29 Region Setup Low 5 Register (region_setup_low_5)....................................................................................392
10.3.29.1 Offset..........................................................................................................................................392
10.3.29.2 Diagram......................................................................................................................................392
10.3.29.3 Fields..........................................................................................................................................393
10.3.30 Region Setup High 5 Register (region_setup_high_5).................................................................................. 393
10.3.30.1 Offset..........................................................................................................................................394
10.3.30.2 Function..................................................................................................................................... 394
10.3.30.3 Diagram......................................................................................................................................394
10.3.30.4 Fields..........................................................................................................................................394
10.3.31 Region Attributes 5 Register (region_attributes_5).......................................................................................394
10.3.31.1 Offset..........................................................................................................................................395
10.3.31.2 Function..................................................................................................................................... 395
10.3.31.3 Diagram......................................................................................................................................396
10.3.31.4 Fields..........................................................................................................................................397
10.3.32 Region Setup Low 6 Register (region_setup_low_6)....................................................................................398
10.3.32.1 Offset..........................................................................................................................................398
10.3.32.2 Diagram......................................................................................................................................398
10.3.32.3 Fields..........................................................................................................................................398
10.3.33 Region Setup High 6 Register (region_setup_high_6).................................................................................. 399
10.3.33.1 Offset..........................................................................................................................................399
10.3.33.2 Function..................................................................................................................................... 399
10.3.33.3 Diagram......................................................................................................................................399
10.3.33.4 Fields..........................................................................................................................................400
10.3.34 Region Attributes 6 Register (region_attributes_6).......................................................................................400
10.3.34.1 Offset..........................................................................................................................................400
10.3.34.2 Function..................................................................................................................................... 400
10.3.34.3 Diagram......................................................................................................................................402
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 17

Section number Title Page
10.3.34.4 Fields..........................................................................................................................................402
10.3.35 Region Setup Low 7 Register (region_setup_low_7)....................................................................................403
10.3.35.1 Offset..........................................................................................................................................403
10.3.35.2 Diagram......................................................................................................................................403
10.3.35.3 Fields..........................................................................................................................................404
10.3.36 Region Setup High 7 Register (region_setup_high_7).................................................................................. 404
10.3.36.1 Offset..........................................................................................................................................405
10.3.36.2 Function..................................................................................................................................... 405
10.3.36.3 Diagram......................................................................................................................................405
10.3.36.4 Fields..........................................................................................................................................405
10.3.37 Region Attributes 7 Register (region_attributes_7).......................................................................................405
10.3.37.1 Offset..........................................................................................................................................406
10.3.37.2 Function..................................................................................................................................... 406
10.3.37.3 Diagram......................................................................................................................................407
10.3.37.4 Fields..........................................................................................................................................408
10.3.38 Region Setup Low 8 Register (region_setup_low_8)....................................................................................409
10.3.38.1 Offset..........................................................................................................................................409
10.3.38.2 Diagram......................................................................................................................................409
10.3.38.3 Fields..........................................................................................................................................409
10.3.39 Region Setup High 8 Register (region_setup_high_8).................................................................................. 410
10.3.39.1 Offset..........................................................................................................................................410
10.3.39.2 Function..................................................................................................................................... 410
10.3.39.3 Diagram......................................................................................................................................410
10.3.39.4 Fields..........................................................................................................................................411
10.3.40 Region Attributes 8 Register (region_attributes_8).......................................................................................411
10.3.40.1 Offset..........................................................................................................................................411
10.3.40.2 Function..................................................................................................................................... 411
10.3.40.3 Diagram......................................................................................................................................413
10.3.40.4 Fields..........................................................................................................................................413
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
18 NXP Semiconductors

Section number Title Page
10.3.41 Region Setup Low 9 Register (region_setup_low_9)....................................................................................414
10.3.41.1 Offset..........................................................................................................................................414
10.3.41.2 Diagram......................................................................................................................................414
10.3.41.3 Fields..........................................................................................................................................415
10.3.42 Region Setup High 9 Register (region_setup_high_9).................................................................................. 415
10.3.42.1 Offset..........................................................................................................................................416
10.3.42.2 Function..................................................................................................................................... 416
10.3.42.3 Diagram......................................................................................................................................416
10.3.42.4 Fields..........................................................................................................................................416
10.3.43 Region Attributes 9 Register (region_attributes_9).......................................................................................416
10.3.43.1 Offset..........................................................................................................................................417
10.3.43.2 Function..................................................................................................................................... 417
10.3.43.3 Diagram......................................................................................................................................418
10.3.43.4 Fields..........................................................................................................................................419
10.3.44 Region Setup Low 10 Register (region_setup_low_10)................................................................................420
10.3.44.1 Offset..........................................................................................................................................420
10.3.44.2 Diagram......................................................................................................................................420
10.3.44.3 Fields..........................................................................................................................................420
10.3.45 Region Setup High 10 Register (region_setup_high_10).............................................................................. 421
10.3.45.1 Offset..........................................................................................................................................421
10.3.45.2 Function..................................................................................................................................... 421
10.3.45.3 Diagram......................................................................................................................................421
10.3.45.4 Fields..........................................................................................................................................422
10.3.46 Region Attributes 10 Register (region_attributes_10)...................................................................................422
10.3.46.1 Offset..........................................................................................................................................422
10.3.46.2 Function..................................................................................................................................... 422
10.3.46.3 Diagram......................................................................................................................................424
10.3.46.4 Fields..........................................................................................................................................424
10.3.47 Region Setup Low 11 Register (region_setup_low_11)................................................................................425
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
NXP Semiconductors 19

Section number Title Page
10.3.47.1 Offset..........................................................................................................................................425
10.3.47.2 Diagram......................................................................................................................................425
10.3.47.3 Fields..........................................................................................................................................426
10.3.48 Region Setup High 11 Register (region_setup_high_11).............................................................................. 426
10.3.48.1 Offset..........................................................................................................................................427
10.3.48.2 Function..................................................................................................................................... 427
10.3.48.3 Diagram......................................................................................................................................427
10.3.48.4 Fields..........................................................................................................................................427
10.3.49 Region Attributes 11 Register (region_attributes_11)...................................................................................427
10.3.49.1 Offset..........................................................................................................................................428
10.3.49.2 Function..................................................................................................................................... 428
10.3.49.3 Diagram......................................................................................................................................429
10.3.49.4 Fields..........................................................................................................................................430
10.3.50 Region Setup Low 12 Register (region_setup_low_12)................................................................................431
10.3.50.1 Offset..........................................................................................................................................431
10.3.50.2 Diagram......................................................................................................................................431
10.3.50.3 Fields..........................................................................................................................................431
10.3.51 Region Setup High 12 Register (region_setup_high_12).............................................................................. 432
10.3.51.1 Offset..........................................................................................................................................432
10.3.51.2 Function..................................................................................................................................... 432
10.3.51.3 Diagram......................................................................................................................................432
10.3.51.4 Fields..........................................................................................................................................433
10.3.52 Region Attributes 12 Register (region_attributes_12)...................................................................................433
10.3.52.1 Offset..........................................................................................................................................433
10.3.52.2 Function..................................................................................................................................... 433
10.3.52.3 Diagram......................................................................................................................................435
10.3.52.4 Fields..........................................................................................................................................435
10.3.53 Region Setup Low 13 Register (region_setup_low_13)................................................................................436
10.3.53.1 Offset..........................................................................................................................................436
QorIQ LS1012A Reference Manual, Rev. 1, 01/2018
20 NXP Semiconductors