NXP Semiconductors QorIQ LS1088A User manual

QorIQ LS1088A Reference Design
Board (LS1088ARDB-PB) Reference
Manual
Document Number: LS1088ARDB-PBRM
Rev. 0, 09/2018

QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
2 NXP Semiconductors

Contents
Section number Title Page
Chapter 1
Introduction
1.1 Related documents..........................................................................................................................................................16
1.2 Acronyms........................................................................................................................................................................17
1.3 Features...........................................................................................................................................................................18
1.4 LS1088ARDB-PB Block Diagram.................................................................................................................................20
Chapter 2
Functional Description
2.1 Power Supplies................................................................................................................................................................23
2.1.1 Primary Power Supply....................................................................................................................................... 27
2.1.2 Secondary Power Supplies.................................................................................................................................27
2.1.3 Power Sequencing..............................................................................................................................................29
2.1.4 Auxiliary Power Supplies.................................................................................................................................. 31
2.1.4.1 VBAT...................................................................................................................................................31
2.1.4.2 POVDD................................................................................................................................................31
2.2 Clocks............................................................................................................................................................................. 31
2.3 DDR Memory................................................................................................................................................................. 33
2.3.1 DDR power........................................................................................................................................................ 35
2.3.2 Compatible DDR4 modules...............................................................................................................................36
2.4 SerDes (Serializer/Deserializer)......................................................................................................................................36
2.4.1 MAC Assignment.............................................................................................................................................. 38
2.4.2 M.2 connectors...................................................................................................................................................39
2.4.3 SerDes Configuration.........................................................................................................................................39
2.5 EMI - Ethernet Management Interface........................................................................................................................... 41
2.6 Integrated Flash Controller (IFC)................................................................................................................................... 41
2.6.1 QSPI NOR Flash................................................................................................................................................43
2.6.2 QSPI NOR Emulator..........................................................................................................................................43
2.6.3 NAND Flash...................................................................................................................................................... 44
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 3

Section number Title Page
2.7 Secure Digital Host Controller (SDHC)......................................................................................................................... 44
2.8 Serial Peripheral Interface (SPI)..................................................................................................................................... 46
2.9 USB Interfaces................................................................................................................................................................47
2.10 I2C Ports......................................................................................................................................................................... 48
2.11 Interrupts.........................................................................................................................................................................51
2.12 System Controller........................................................................................................................................................... 53
2.12.1 System Configuration........................................................................................................................................ 55
2.12.2 System Startup................................................................................................................................................... 57
2.13 Thermal Management..................................................................................................................................................... 59
2.14 JTAG Port.......................................................................................................................................................................60
2.15 Serial Ports (DUART).....................................................................................................................................................61
2.15.1 Quad Serial Port Support................................................................................................................................... 62
2.16 Ethernet (ETH) Controller Interface...............................................................................................................................63
2.17 IEEE 1588™ PTP Support............................................................................................................................................. 63
2.18 GPIO Access...................................................................................................................................................................64
Chapter 3
Qixis Programming Model
3.1 Register Conventions......................................................................................................................................................68
3.1.1 Reserved Bits..................................................................................................................................................... 68
3.2 Resets..............................................................................................................................................................................69
3.2.1 Reset Actions..................................................................................................................................................... 69
3.3 Identification Registers................................................................................................................................................... 69
3.4 Identification (ID)........................................................................................................................................................... 70
3.4.1 Address...............................................................................................................................................................70
3.4.2 Function............................................................................................................................................................. 70
3.4.3 Diagram..............................................................................................................................................................70
3.4.4 Fields..................................................................................................................................................................70
3.5 Board Version (VER)..................................................................................................................................................... 70
3.5.1 Address...............................................................................................................................................................70
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
4 NXP Semiconductors

Section number Title Page
3.5.2 Function............................................................................................................................................................. 71
3.5.3 Diagram..............................................................................................................................................................71
3.5.4 Fields..................................................................................................................................................................71
3.6 Qixis Version (QVER)....................................................................................................................................................72
3.6.1 Address...............................................................................................................................................................72
3.6.2 Function............................................................................................................................................................. 72
3.6.3 Diagram..............................................................................................................................................................72
3.6.4 Fields..................................................................................................................................................................72
3.7 Programming Model (MODEL)..................................................................................................................................... 72
3.7.1 Address...............................................................................................................................................................72
3.7.2 Function............................................................................................................................................................. 73
3.7.3 Diagram..............................................................................................................................................................73
3.7.4 Fields..................................................................................................................................................................73
3.8 Minor Revision (MINOR).............................................................................................................................................. 73
3.8.1 Address...............................................................................................................................................................74
3.8.2 Function MINTAG Definition...........................................................................................................................74
3.8.4 Diagram..............................................................................................................................................................75
3.8.5 Fields..................................................................................................................................................................75
3.9 Control and Status Registers...........................................................................................................................................75
3.10 General Control (CTL)................................................................................................................................................... 75
3.10.1 Address...............................................................................................................................................................76
3.10.2 Function............................................................................................................................................................. 76
3.10.3 Diagram..............................................................................................................................................................76
3.10.4 Fields..................................................................................................................................................................76
3.11 Auxiliary (AUX).............................................................................................................................................................77
3.11.1 Address...............................................................................................................................................................77
3.11.2 Function............................................................................................................................................................. 77
3.11.3 Diagram..............................................................................................................................................................77
3.11.4 Fields..................................................................................................................................................................77
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 5

Section number Title Page
3.12 System Status (STAT_SYS)...........................................................................................................................................77
3.12.1 Address...............................................................................................................................................................77
3.12.2 Function............................................................................................................................................................. 78
3.12.3 Diagram..............................................................................................................................................................78
3.12.4 Fields..................................................................................................................................................................78
3.13 Alarm (ALARM)............................................................................................................................................................ 78
3.13.1 Address...............................................................................................................................................................79
3.13.2 Function............................................................................................................................................................. 79
3.13.3 Diagram..............................................................................................................................................................79
3.13.4 Fields..................................................................................................................................................................79
3.14 Presence Detect 1 (STAT_PRES1).................................................................................................................................80
3.14.1 Address...............................................................................................................................................................80
3.14.2 Function............................................................................................................................................................. 80
3.14.3 Diagram..............................................................................................................................................................80
3.14.4 Fields..................................................................................................................................................................80
3.15 Presence Detect 2 (STAT_PRES2).................................................................................................................................81
3.15.1 Address...............................................................................................................................................................81
3.15.2 Function............................................................................................................................................................. 81
3.15.3 Diagram..............................................................................................................................................................81
3.15.4 Fields..................................................................................................................................................................82
3.16 LED Control (LED)........................................................................................................................................................ 82
3.16.1 Address...............................................................................................................................................................82
3.16.2 Function............................................................................................................................................................. 82
3.16.3 Diagram..............................................................................................................................................................82
3.16.4 Fields..................................................................................................................................................................83
3.17 Reconfiguration Registers...............................................................................................................................................83
3.18 Reconfiguration Control (RCFG)................................................................................................................................... 83
3.18.1 Address...............................................................................................................................................................83
3.18.2 Function............................................................................................................................................................. 83
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
6 NXP Semiconductors

Section number Title Page
3.18.3 Diagram..............................................................................................................................................................83
3.18.4 Fields..................................................................................................................................................................84
3.19 Loss Of Signal (LOS_STAT)......................................................................................................................................... 84
3.19.1 Address...............................................................................................................................................................84
3.19.2 Function............................................................................................................................................................. 85
3.19.3 Diagram..............................................................................................................................................................85
3.19.4 Fields..................................................................................................................................................................85
3.20 Watchdog (WATCH)......................................................................................................................................................85
3.20.1 Address...............................................................................................................................................................85
3.20.2 Function............................................................................................................................................................. 86
3.20.3 Diagram..............................................................................................................................................................86
3.20.4 Fields..................................................................................................................................................................86
3.21 Power Control/Status Registers...................................................................................................................................... 87
3.22 Power Control 2 (PWR_CTL2)...................................................................................................................................... 87
3.22.1 Address...............................................................................................................................................................87
3.22.2 Function............................................................................................................................................................. 87
3.22.3 Diagram..............................................................................................................................................................87
3.22.4 Fields..................................................................................................................................................................87
3.23 Power Event Trace (PWR_EVENT).............................................................................................................................. 88
3.23.1 Address...............................................................................................................................................................88
3.23.2 Function............................................................................................................................................................. 88
3.23.3 Diagram..............................................................................................................................................................88
3.23.4 Fields..................................................................................................................................................................88
3.24 Power Status 0 (PWR_MSTAT).....................................................................................................................................89
3.24.1 Address...............................................................................................................................................................89
3.24.2 Function............................................................................................................................................................. 89
3.24.3 Diagram..............................................................................................................................................................89
3.24.4 Fields..................................................................................................................................................................89
3.25 Power Status 1 (PWR_STAT1)...................................................................................................................................... 90
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 7

Section number Title Page
3.25.1 Address...............................................................................................................................................................90
3.25.2 Function............................................................................................................................................................. 90
3.25.3 Diagram..............................................................................................................................................................91
3.25.4 Fields..................................................................................................................................................................91
3.26 Power Status 2 (PWR_STAT2)...................................................................................................................................... 91
3.26.1 Address...............................................................................................................................................................91
3.26.2 Function............................................................................................................................................................. 92
3.26.3 Diagram..............................................................................................................................................................92
3.26.4 Fields..................................................................................................................................................................92
3.27 Clock Control Registers..................................................................................................................................................93
3.28 Clock Speed 1 (CLK_SPD1).......................................................................................................................................... 93
3.28.1 Address...............................................................................................................................................................93
3.28.2 Function............................................................................................................................................................. 93
3.28.3 Diagram..............................................................................................................................................................93
3.28.4 Fields..................................................................................................................................................................93
3.29 Clock ID/Status (CLK_ID).............................................................................................................................................94
3.29.1 Address...............................................................................................................................................................94
3.29.2 Function............................................................................................................................................................. 94
3.29.3 Diagram..............................................................................................................................................................94
3.29.4 Fields..................................................................................................................................................................94
3.30 Reset Control Registers...................................................................................................................................................95
3.31 Reset Control (RST_CTL)..............................................................................................................................................95
3.31.1 Address...............................................................................................................................................................95
3.31.2 Function............................................................................................................................................................. 95
3.31.3 Diagram..............................................................................................................................................................95
3.31.4 Fields..................................................................................................................................................................96
3.32 Reset Status (RST_STAT)..............................................................................................................................................96
3.32.1 Address...............................................................................................................................................................96
3.32.2 Function............................................................................................................................................................. 96
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
8 NXP Semiconductors

Section number Title Page
3.32.3 Diagram..............................................................................................................................................................96
3.32.4 Fields..................................................................................................................................................................97
3.33 Reset Event Trace (RST_REASON).............................................................................................................................. 97
3.33.1 Address...............................................................................................................................................................97
3.33.2 Function............................................................................................................................................................. 98
3.33.3 Diagram..............................................................................................................................................................98
3.33.4 Fields..................................................................................................................................................................98
3.34 Reset Force 1 (RST_FORCE1).......................................................................................................................................98
3.34.1 Address...............................................................................................................................................................98
3.34.2 Function............................................................................................................................................................. 99
3.34.3 Diagram..............................................................................................................................................................99
3.34.4 Fields..................................................................................................................................................................99
3.35 Reset Force 2 (RST_FORCE2).......................................................................................................................................100
3.35.1 Address...............................................................................................................................................................100
3.35.2 Function............................................................................................................................................................. 100
3.35.3 Diagram..............................................................................................................................................................100
3.35.4 Fields..................................................................................................................................................................100
3.36 Reset Force 3 (RST_FORCE3).......................................................................................................................................101
3.36.1 Address...............................................................................................................................................................101
3.36.2 Function............................................................................................................................................................. 101
3.36.3 Diagram..............................................................................................................................................................101
3.36.4 Fields..................................................................................................................................................................101
3.37 Reset Mask 1 (RST_MASK1)........................................................................................................................................ 102
3.37.1 Address...............................................................................................................................................................102
3.37.2 Function............................................................................................................................................................. 102
3.37.3 Diagram..............................................................................................................................................................102
3.37.4 Fields..................................................................................................................................................................103
3.38 Reset Mask 2 (RST_MASK2)........................................................................................................................................ 103
3.38.1 Address...............................................................................................................................................................103
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 9

Section number Title Page
3.38.2 Function............................................................................................................................................................. 103
3.38.3 Diagram..............................................................................................................................................................103
3.38.4 Fields..................................................................................................................................................................104
3.39 Reset Mask 2 (RST_MASK3)........................................................................................................................................ 104
3.39.1 Address...............................................................................................................................................................104
3.39.2 Function............................................................................................................................................................. 105
3.39.3 Diagram..............................................................................................................................................................105
3.39.4 Fields..................................................................................................................................................................105
3.40 Board Configuration Registers....................................................................................................................................... 105
3.41 Board Configuration 0 (BRDCFG0)...............................................................................................................................105
3.41.1 Address...............................................................................................................................................................105
3.41.2 Function............................................................................................................................................................. 106
3.41.3 Diagram..............................................................................................................................................................106
3.41.4 Fields..................................................................................................................................................................106
3.42 Board Configuration 1 (BRDCFG1)...............................................................................................................................106
3.42.1 Address...............................................................................................................................................................106
3.42.2 Function............................................................................................................................................................. 107
3.42.3 Diagram..............................................................................................................................................................107
3.42.4 Fields..................................................................................................................................................................107
3.43 Board Configuration 2 (BRDCFG2)...............................................................................................................................107
3.43.1 Address...............................................................................................................................................................107
3.43.2 Function............................................................................................................................................................. 108
3.43.3 Diagram..............................................................................................................................................................108
3.43.4 Fields..................................................................................................................................................................108
3.44 Board Configuration 4 (BRDCFG4)...............................................................................................................................108
3.44.1 Address...............................................................................................................................................................109
3.44.2 Function............................................................................................................................................................. 109
3.44.3 Diagram..............................................................................................................................................................109
3.44.4 Fields..................................................................................................................................................................109
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
10 NXP Semiconductors

Section number Title Page
3.45 Board Configuration 5 (BRDCFG5)...............................................................................................................................110
3.45.1 Address...............................................................................................................................................................110
3.45.2 Function............................................................................................................................................................. 110
3.45.3 Diagram..............................................................................................................................................................110
3.45.4 Fields..................................................................................................................................................................110
3.46 Board Configuration 6 (BRDCFG6)...............................................................................................................................111
3.46.1 Address...............................................................................................................................................................111
3.46.2 Function............................................................................................................................................................. 111
3.46.3 Diagram..............................................................................................................................................................112
3.46.4 Fields..................................................................................................................................................................112
3.47 Board Configuration 9 (BRDCFG9)...............................................................................................................................112
3.47.1 Address...............................................................................................................................................................112
3.47.2 Function............................................................................................................................................................. 113
3.47.3 Diagram..............................................................................................................................................................113
3.47.4 Fields..................................................................................................................................................................113
3.48 DUT Configuration Registers.........................................................................................................................................113
3.49 DUT Configuration 0 (DUTCFG0)................................................................................................................................ 114
3.49.1 Address...............................................................................................................................................................114
3.49.2 Function............................................................................................................................................................. 114
3.49.3 Diagram..............................................................................................................................................................114
3.49.4 Fields..................................................................................................................................................................114
3.50 DUT Configuration 1 (DUTCFG1)................................................................................................................................ 114
3.50.1 Address...............................................................................................................................................................115
3.50.2 Function............................................................................................................................................................. 115
3.50.3 Diagram..............................................................................................................................................................115
3.50.4 Fields..................................................................................................................................................................115
3.51 DUT Configuration 2 (DUTCFG2)................................................................................................................................ 116
3.51.1 Address...............................................................................................................................................................116
3.51.2 Function............................................................................................................................................................. 116
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 11

Section number Title Page
3.51.3 Diagram..............................................................................................................................................................116
3.51.4 Fields..................................................................................................................................................................116
3.52 DUT Configuration 6 (DUTCFG6)................................................................................................................................ 116
3.52.1 Address...............................................................................................................................................................116
3.52.2 Function............................................................................................................................................................. 117
3.52.3 Diagram..............................................................................................................................................................117
3.52.4 Fields..................................................................................................................................................................117
3.53 DUT Configuration 11 (DUTCFG11)............................................................................................................................ 117
3.53.1 Address...............................................................................................................................................................117
3.53.2 Function............................................................................................................................................................. 118
3.53.3 Diagram..............................................................................................................................................................118
3.53.4 Fields..................................................................................................................................................................118
3.54 DUT Configuration 12 (DUTCFG12)............................................................................................................................ 118
3.54.1 Address...............................................................................................................................................................118
3.54.2 Function............................................................................................................................................................. 119
3.54.3 Diagram..............................................................................................................................................................119
3.54.4 Fields..................................................................................................................................................................119
3.55 Core Management Space Registers................................................................................................................................ 119
3.56 Core Management Address (CMSA)..............................................................................................................................120
3.56.1 Address...............................................................................................................................................................120
3.56.2 Function............................................................................................................................................................. 120
3.56.3 Diagram..............................................................................................................................................................120
3.56.4 Fields..................................................................................................................................................................120
3.57 Core Management Data (CMSD)................................................................................................................................... 121
3.57.1 Address...............................................................................................................................................................121
3.57.2 Function............................................................................................................................................................. 121
3.57.3 Diagram..............................................................................................................................................................121
3.57.4 Fields..................................................................................................................................................................121
3.58 Switch Manager Registers.............................................................................................................................................. 121
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
12 NXP Semiconductors

Section number Title Page
3.59 Switch Control (SWS_CTL)...........................................................................................................................................122
3.59.1 Address...............................................................................................................................................................122
3.59.2 Function............................................................................................................................................................. 123
3.59.3 Diagram..............................................................................................................................................................123
3.59.4 Fields..................................................................................................................................................................123
3.60 Switch Sample Status (SWS_STAT)..............................................................................................................................123
3.60.1 Address...............................................................................................................................................................123
3.60.2 Function............................................................................................................................................................. 124
3.60.3 Diagram..............................................................................................................................................................124
3.60.4 Fields..................................................................................................................................................................124
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 13

QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
14 NXP Semiconductors

Chapter 1
Introduction
The LS1088A Reference Design Board (LS1088ARDB-PB) is a high-performance-
computing hardware and software development platform that supports the LS1088A
QorIQ™ Architecture processor series. The board is lead-free and RoHS-compliant.
Boards can be ordered using the part numbers shown in the table below.
Table 1-1. Ordering Information
Board Ordering Information Description
LS1088ARDB-PB LS1088ARDB-PB Standard
Developers using the LS1088ARDB-PB can perform standard debugging tasks, such as:
• Upload and run code
• Set breakpoints
• Display memory and registers
• Connect and incorporate proprietary hardware into target systems using the LS1088A
as a host processor
• Use the RDB as a demonstration tool
The board support package (BSP) is provided with the system and includes support for
U-Boot and the Linux operating system.
The figure below shows the LS1088A processor block diagram.
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 15

Figure 1-1. LS1088A processor block diagram
1.1 Related documents
The table below lists the additional documents that you can refer to, for more information
on the LS1088ARDB-PB.
Some of these documents may be available only under a non-disclosure agreement
(NDA). To request access to these documents, contact your local field applications
engineer or sales representative.
Table 1-2. Related documents
Document Description
QorIQ LS1088A Reference
Design Board (LS1088ARDB-
PB) Getting Started Guide
Describes the LS1088ARDB-PB hardware kit, and lists the settings required to connect
switches, connectors, jumpers, push buttons, and LEDs to the peripheral devices.
LS1088A Integrated QorIQ LS
Series Processor Family
Reference Manual
Provides a detailed description of the LS1088A QorIQ LS Series processor and of some of its
features like memory mapping, serial interfaces, power supply, chip features, and clock
information.
LS1088A QorIQ LS Series
Advanced Multicore
Processor Data Sheet
Contains LS1088A information on Pin assignments, Electrical characteristics, Hardware
design, considerations, Package information, and Ordering information.
Table continues on the next page...
Related documents
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
16 NXP Semiconductors

Table 1-2. Related documents (continued)
Document Description
LS1088A Chip Errata Lists the details of all known silicon errata for LS1088A.
1.2 Acronyms
The following table lists the acronyms used in the document.
Table 1-3. Acronyms
Term Meaning
BRDCFG Board Configuration
COP Common On-Chip Processor
CSR Control Status Register
DDR Double Data Rate
DRAM Dynamic Random Access Memory
ECC Error Detection and Correction
EEPROM Electrically Erasable Programmable ROM
EMI ElectroMagnetic Interference
eMMC Embedded Multi Media Card
eSDHC Enhanced Secure Digital High Capacity Card
FCM NAND Flash Control Machine
Fman Frame Manager
FPGA Field Programmable Gate Array
GbE Gigabit Ethernet
GPIO General Purpose In/Out
HRESET Hard Reset
I2C Inter-Integrated Circuit Multi-Master Serial Computer Bus
IPL Initial Program Load
JTAG Joint Test Access Group (IEEE® Std. 1149.1™)
LBMAP Local Bus Map
LED Light-emitting Diode
LSB Least Significant Bit
MMC Multi-media Card
MSB Most Significant Bit
PLL Phased Lock Loop
ppm Parts per Million
RCW Reset Configuration Word
RGMII Reduced General Media Independent Interface
ROM Read Only Memory
Table continues on the next page...
Chapter 1 Introduction
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 17

Table 1-3. Acronyms (continued)
Term Meaning
RTC Real-time Clock
SCL/SCLK Serial Clock
SD Secure Digital Card
SDHC Secure Digital High Capacity
SDREFCLK SerDes Reference Clock
SerDes (SRDS) Serializer/Deserializer; for example PEX, XAUI, SGMII, SATA, sRIO, AURORA, and XFI
SGMII Serial Gigabit Media Independent Interface
SMB Subminiature Version B Connector
SPI Serial Peripheral Interface Flash
SRAM Static Random Access Memory
SYSCLK System Clock
TAP Test Access Port; for example, USB TAP or ETH TAP
UART Universal Asynchronous Receiver/Transmitter
uDIMM Unbuffered Dual In-Line Memory Module Form Factor
USB Universal Serial Bus
1.3 Features
The following table lists the features of the LS1088ARDB-PB.
Table 1-4. LS1088ARDB-PB features
Feature Specification Description
Processor Support Core Processors 8x 64-bit ARM A53 cores
• up to 1.8 GHz
• 2 MB L2 Cache
• Neon SIMD
HighSpeed Serial Ports
(SerDes)
SerDes1 Eight RJ45 connectors for Ethernet 100 M/1 G support
One RJ45 for Ethernet 10 G support
One SFP+ cage for XFI support
SerDes2 • Lane 0 and 1: Connects to the PCIe M.2 Key-E slot 1 to support
PCIe Gen 3 (2.5/5/8 Gbit/s) cards
• Lane 2 and 3: Connects to the PCIe M.2 Key-E slot 2 to support
PCIe Gen 3 (2.5/5/8 Gbit/s) cards
DDR One DDR4 uDIMM/RDIMM connector featuring:
• 72-bit (8-bit ECC)
• four chip-selects
• speeds up to 2133 MT/s
The supplied DDR4 memory module is:
Table continues on the next page...
Features
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
18 NXP Semiconductors

Table 1-4. LS1088ARDB-PB features (continued)
Feature Specification Description
• 8 GB
• 72-bit
• dual rank
• 2100 MT/s
1588 Supported off-board through header
USB 3.0 High-speed USB 3.0 ports:
• Configurable to Host or OTG modes via jumper
• USB1 is a type-A connector
• USB2 is a micro-AB connector
• All ports support independently-controlled power supplies
IFC Supports QSPI:
• 2 devices up to 64 MB
• SPI/QSPI memory emulation
• Boot device may be selected among QSPI devices or emulator
Supports NAND:
• 512 MB memory
• 8b
• ECC support
CPLD connection for BCSRs
eSDHC SD slots supporting:
• external cards
• UHS-1 modes: SDR12, SDR25, SDR50, SDR104, DDR50
On-board eMMC supporting:
• 8 GB memory
• HS-200 + DDR modes
I2C I2C1 used for on-board device programming.
I2C2/I2C3/I2C4 used as alternate functions.
DUART (2/channel) One DB9 D-Type connector (P1) with dual UART port connection
UART3/UART4 supported through DB9 split connectors
Package 780-pin, Flip-Chip PBGA of 23x23 mm 0.8 mm pitch
System Logic CPLD Manages the following:
• system reset sequencing
• system clock speed selections
• processor configuration
• QSPI device mapping.
Implements QixMin: a subset of the Qixis registers for system control and
monitoring
General fault monitoring and logging
Runs from hot power rails, allowing operation while system is off
Clocks SYSCLK Fixed at 100 MHz.
DIFF_SYSCLK Fixed at 100 MHz
DDRCLK Fixed at 100 MHz
Table continues on the next page...
Chapter 1 Introduction
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
NXP Semiconductors 19

Table 1-4. LS1088ARDB-PB features (continued)
Feature Specification Description
SerDes1 Lanes 0 & 1: Fixed at 156.25 MHz for:
• XFI
Lanes 2 & 3: Fixed at 100 MHz for:
• QSGMII
SerDes2 Lanes 0-3: Fixed at 100.00 MHz for:
• PCIe Gen 3 M.2 cards
Ethernet Supports 125 MHz Ethernet clock for 1588
RTC Supports 32 kHz Real Time Clock input
Power Supplies VDD
GVDD
OVDD
...
Power:
• 1.0 V for USB Core
• 1.8 V for PROG_SFP and PROG_MTR (POVDD)
• 1.8 V and 3.3 V standby for CPLD
• 1.35 V XVDD
• 1.0 V SVDD
• 1.8 V for General, UART, IC I/O
• 1.8 V for USB HVDD
• VTT/VREF for DDR4
• 1.8 for eSPI
• 3.3 V eSDHC
• 1.0 V for Secure monitor (TA_BB)
1.4 LS1088ARDB-PB Block Diagram
The figure below shows the LS1088ARDB-PB block diagram
LS1088ARDB-PB Block Diagram
QorIQ LS1088A Reference Design Board (LS1088ARDB-PB) Reference Manual, Rev. 0, 09/2018
20 NXP Semiconductors