Panasonic CQ-5109U User manual

© Panasonic Corporation 2011.
Unauthorized copying and distribution is a
violation of law.
ORDER NO.ACED110602CE
C1
Model No. CQ-5109U
MP3 CD Player/Weather Band Receiver
SiriusXM Ready
TABLE OF CONTENTS PAGE PAGE
1 Service Navigation----------------------------------------------- 2
2 Specifications ----------------------------------------------------- 3
3Features------------------------------------------------------------- 4
4 Technical Descriptions ----------------------------------------- 5
5 Block Diagram----------------------------------------------------17
6 Schematic Diagram---------------------------------------------18
7 Wiring Connection Diagram ---------------------------------19
8 Schematic Diagram---------------------------------------------20
9 Printed Circuit Board-------------------------------------------22
10 Exploded View and Replacement Parts List -----------26
11 Schematic Diagram for Printing with Letter Size-----36
cq5109u.book Page 1 Thursday, June 30, 2011 3:27 PM

2
1 Service Navigation
1.1. About Lead Free Solder(PbF)
Distinction of PbF PCB
• PCBs(manufacture)using lead free solder will have a PbF
stamp on the PCB.
Caution
• Pb free solder has a higher melting point than standard sol-
der; Typically the melting point is 50 - 70°F (30 - 40°C)
higher. Please use a soldering iron with temperature control
and adjust it to 700 ± 20°F (370 ± 10°C). In case of using
high temperature soldering iron, please be careful not to
heat too long.
• Pb free solder will tend to splash when heated too high
(about 1100°F/600°C)
1.2. Laser Products
1.3. Replacing the Fuse
Use fuses of the same specified rating (15A). Using different
substitutes or fuses with higher ratings, or connecting the prod-
uct directly without a fuse, could cause fire or damage to the
stereo unit.
1.4. Maintenance
Your products is designed and manufactured to ensure a mini-
mum of maintenance. Use a dry, a soft cloth for routine exterior
cleaning. Never use benzine, thinner or other solvents.
1.5. Notes
[RADIO BLOCK]
Do not align the AM/FM package block. When the package
block is necessary, it will be supplied already aligned at the fac-
tory.
[CD DECK BLOCK]
This model has no servo alignment points because microcom-
puter controls the servo circuit.
cq5109u.book Page 2 Thursday, June 30, 2011 3:27 PM

3
2 Specifications
2.1. Specfications 2.2. Dimensions
General
Power supply
:
12 V DC (11 V - 16 V),
Test Voltage 14.4 V,Negative
ground
Current Consumption : Less than 2.5 A (CD mode, 0.5 W
4-speaker)
Maximum Power Output
:
45 W ×4 channels at 400 Hz, Vol-
ume Control Maximum
Tone adjustment range : Bass : ± 12 dB at 100 Hz
Treble : ± 12 dB at 10 kHz
Power Output
:
18 W per channel into 4Ω, 40 to
30,000 Hz at 3 % THD
Suitable Speaker Impedance : 4-8 Ω
Dimensions (W x H x D) : 178(W) ×50(H) ×160(D) mm {7” x
1-15/16” x 6-5/16”}
Weight : 1.4 kg {3 Ibs. 1 oz.}
Front AUX Input
Input impedance : 10 kΩ
Maxium input level : 2.0 V
Connector : 3.5 mm stereo mini pin
Input sensitivity : 200 mVrms
FM Stereo Radio
Frequency Range : 87.9 - 107.9 MHz
Usable Sensitivity : 12 dBf. (1.1 μV/ 75 Ω, S/N 30 dB)
50 dB Quieting Sensitivity : 17 dBf. (1.8 μV/ 75 Ω)
Frequency Response : 30 - 15,000 Hz ± 3 dB
Alternate Channel Selectivity : 75 dB
Stereo Separation : 35 dB at 1 kHz
Signal/Noise Ratio : 70 dB (Mono)
AM Radio
Frequency Range : 530 kHz - 1710 kHz
Usable Sensitivity : 28 dB/μV (25μV, S/N 20 dB)
Weather Band Radio
Frequency range : 162.400 - 162.550 MHz
Usable sensitivity : 3 dB/μV (S/N 20 dB)
Signal/Noise Ratio (40 dB/μV) : 50 dB
CD Player
Sampling Frequency : 8 times oversampling
DA Converter : 1 bit DAC System
Pick-Up Type : Astigma 3-beam
Light Source : Semiconductor Laser
Wavelength : 790 nm
Frequency Response : 20 - 20,000 Hz (±1 dB)
Signal to Noise Ratio : 96dB
Wow and Flutter : Below measurable limits
Channel Separation : 75 dB
Specifications and the design are subject to modification without notice
due to improvements in technology.
Some figures and illustrations in this manual may be different from
your product.
cq5109u.book Page 3 Thursday, June 30, 2011 3:27 PM

4
3 Features
• Front AUX input terminal.
• Sound quality control.
• SiriusXM Satellite Radio
• Alarm function
cq5109u.book Page 4 Thursday, June 30, 2011 3:27 PM

5
4 Technical Descriptions
4.1. Main Block
IC601:YEAM87835109
IC401:C5ZBZ0000107
Pin.
No. Port Description I/O FM(V) AM(V) CD(V)
1 DBGP0 On chip Debug port0. - 0 0 0
2 DBGP1 On chip Debug port1. - 0 0 0
3 DBGP2 On chip Debug port2. - 0 0 0
4 N.C Not connection. O 0 0 0
5 REMO_IN REMO signal Input. I 4.34 4.34 4.35
6 N.C Not connection. O 0 0 0
7 N.C Not connection. O 0 0 0
8 RESET Reset signal input. I 5.18 5.18 5.19
9 XT1 Main crystal 1 (32.768KHz) con-
nected. I 1.57 1.57 1.57
10 XT2 Main crystal 2 (32.768KHz) con-
nected. O 2.24 2.23 2.24
11 VSS GND - 0 0 0
12 CF1 Crystal (13.5MHz) connected. I 2.51 2.52 2.53
13 CF2 Crystal (13.5MHz) connected. O 2.48 2.50 2.51
14 VDD VDD +5V - 5.18 5.18 5.19
15 N.C(INIT_
A) Initial setup A. I 5.16 5.16 5.17
16 N.C Not connection. O 0 0 0
17 N.C Not connection. O 0 0 0
18 N.C Not connection. O 0 0 0
19 N.C(INIT_
C) Initial setup C. I 0 0 0
20 N.C Not connection. O 0 0 0
21 MODE_B Rotary signal B input. I 4.10 4.10 4.11
22 MODE_A Rotary signal A input. I 4.07 4.07 4.09
23 LCD_DI LCD data output. O 5.04 4.98 4.99
24 LCD_DO LCD data input. I 4.81 4.81 4.82
25 LCD_CLK LCD clock signal. O 5.04 5.03 5.04
26 N.C Not connection. O 0 0 0
27 N.C Not connection. O 0 0 0
28 N.C Not connection. O 0 0 0
29 LCD_CE LCD chip enable. O 0 0 0
30 N.C Not connection. O 0 0 0
31 CD_EM(L
M+) CD eject control signal. O 0 0 0
32 CD_LM(L
M-) CD loading control signal. O 0 0 0
33 CD_SW1 CD insert detection SW 1. I 0 0 0
34 CD_SW2 CD insert detection SW 2. I 5.16 5.16 0
35 N.C Not connection. O 0 0 0
36 CD_S/L CD motordriver IC channel
select signal. O 5.18 5.18 5.19
37 CD_DMU
TE CD motor driver IC action con- trol signal. O0 05.18
38 N.C Not connection. O 0 0 0
39 VSS GND - 0 0 0
40 VDD VDD +5V - 5.18 5.18 5.19
41 CD_MUT
ECD DSP mute detection. I 0 0 4.97
42 SUB_RE
ADY CD DSP addressing statusde- tection 1. I 4.96 4.96 4.81
43 REG_RE
ADY CD DSP addressing statusde- tection 2. I4.964.96 0
44 CD_LIMIT
_SW CD insert detection limit SW. I 0 0 4.98
45 N.C Not connection. O 0 0 0
46 CD_RES
ET CD DSP reset control signal. O 5.14 5.14 5.12
47 N.C Not connection. O 0 0 0
48 N.C Not connection. O 0 0 0
49 CD_DI CD DSP data output. O 0 0 4.95
50 CD_DO CD DSP data input. I 3.33 3.33 2.43
51 CD_CLK CD DSP clock signal. O 0 0 4.94
52 CD_CE CD DSP chip enable control sig-
nal. O0 01.65
53 E-
VOL_I2C
_SDA
Electronic Vol-IC data output. O 5.18 5.18 5.19
54 E-
VOL_I2C
_SCL
Electronic Vol-IC clock output. O 5.18 5.18 5.19
55 VDD VDD +5V - 5.18 5.18 5.19
56 VSS GND - 0 0 0
57 RADIO_
WC Radio Tuner EEPROM writing control signal. O 3.34 3.33 3.36
58 N.C Not connection. O 0 0 0
59 N.C Not connection. O 0 0 0
60 N.C Not connection. O 0 0 0
61 RADIO_R
ESET Radio Tuner reset output pin. O 3.31 3.31 3.32
62 RADIO_M
ODE Radio Tuner power control sig- nal. O 5.16 5.16 5.17
63 N.C Not connection. O 0 0 0
64 BEEP Alarm beeping control. O 0 0 0
65 N.C Not connection. O 0 0 0
66 BATT Battery power detection. (H-ON,
L-OFF) I 4.99 4.99 4.99
67 RDS_INT
_CNT Radio Tuner I2C address selec- tion. O 3.26 3.28 3.23
68 AMP_ST
BAmp standby control signal out- put. O 5.18 5.18 5.19
69 N.C Not connection. O 0 0 0
70 AMP_MU
TE AMP_MUTE control signal . O 5.18 5.18 5.19
71 N.C Not connection. O 0 0 0
72 ACC ACC power detection. I 4.98 4.98 5.00
73 RADIO_I2
C_SDA Radio Tuner data input/output. I/O 2.92 3.33 3.35
74 RADIO_I2
C_SCL Radio Tuner clock output. O 2.95 3.33 3.35
75 SXI_RX SiriusXM data sent output. O 5.16 5.16 5.17
76 SXI_TX SiriusXM data received input. I 0 0 0
77 N.C Not connection. O 0 0 0
78 N.C Not connection. O 0 0 0
79 POWER_
CNT MAIN power control signal. O 5.17 5.17 5.18
80 SXI_PWR
_CNT SiriusXM power control signal. O 5.14 5.14 5.15
81 AMP_CN
TAMP control signal. O 5.18 5.18 5.19
82 AF_MUT
EAF MUTE control signal. O 5.18 5.18 5.19
83 SXI_PWR
_EN SiriusXM power enable. O 5.18 5.18 5.19
84 N.C Not connection. O 0 0 0
85 N.C Not connection. O 0 0 0
86 N.C Not connection. O 0 0 0
87 VREG Bypass condenser connected. O 4.47 4.46 4.47
88 VSS GND - 0 0 0
89 VDD(PLL) VDD +5V - 5.18 5.18 5.19
90 N.C Not connection. I 0 0 0
91 N.C Not connection. I 0 0 0
92 N.C Not connection. I 0 0 0
93 N.C Not connection. I 0 0 0
94 EO1 Not connection. O 0 0 0
95 SUBFD Not connection. O 0 0 0
96 N.C Not connection. O 0 0 0
97 N.C Not connection. O 0 0 0
98 N.C Not connection. O 0 0 0
99 N.C Not connection. O 0 0 0
100 N.C Not connection. O 0 0 0
Pin No. Port Description I/O (V)
1 EFMIN RF signal input port. I 1.68
2 RFOUT RF signal output port. O 1.74
3 LPF LPF capacitor connection port for
RF DC level detection. O1.72
4 PHLPF LPF capacitor connection port for
detection. O2.23
5 AIN A signal input port. I 1.82
6 CIN C signal input port. I 1.80
7 BIN B signal input port. I 1.82
Pin.
No. Port Description I/O FM(V) AM(V) CD(V)
cq5109u.book Page 5 Thursday, June 30, 2011 3:27 PM

6
Note 1 :
Voltage measuerments are with respect to ground,
with a voltmeter (internal resistance : 10MΩ).
4.2. Display Block
IC901:C0HBA0000246
8 DIN D signal input port. I 1.81
9 FEC LPF capacitor connection port for
FE signal. O1.76
10 RFMON LSI build-in analog signal monitor
port. O1.66
11 VREF VREF voltage output port. O 1.70
12 JITTC Capacitor connection port for JIT
signal. O0.01
13 EIN E signal input port. I 1.80
14 FIN F signal input port. I 1.80
15 TEC LPF capacitor connection port for
TE signal. O3.35
16 TE TE signal output port. O 1.71
17 TEIN TE signal input port for TES. I 1.69
18 LDD Laser power detection output port. O 2.44
19 LDS Laser power detection input port. I 0.17
20 AVSS GND for analog. - 0.03
21 AVDD VDD for analog. - 3.35
22 FDO Focus control signal output port.
D/A output. O1.61
23 TDO Tracking control signal output port.
D/A output. O1.66
24 SLDO Thread control signal output port.
D/A output. O1.92
25 SPDO Spindle control signal output port.
D/A output. O1.77
26 VVSS1 Gnd for build-in VCO. - 0.04
27 PDOUT1 Phase comparison output port1 for
build-in VCO control. O1.24
28 PDOUT0 Phase comparison output port0 for
build-in VCO control. O1.24
29 PCKIST PDOUT01 output port for current
setting. I1.15
30 VVDD1 VDD for VCO. - 3.36
31 DMUTEB DMUTEB (GENERAL) output
port. O3.35
32 PUIN PUIN (GENERAL) I/O port.Built-in
pull-up resistance. I/O 4.98
33 DEFFCT Detection signal output port. O 0.04
34 FSEQ Synchronous signal output port. - 3.34
35 C2F C2 error signal output port. O 0.04
36 DVDD VDD for Digital. - 3.36
37 DVSS GND for Digital. - 0.03
38 DVDD18 VDD capacitor connection port for
digital circuit. O1.61
39 MONI 0 Monitor port 0. O 3.36
40 MONI 1 Monitor port 1. O 0.04
41 DVDD VDD for Digital. - 3.36
42 DVSS GND for Digital. - 0.04
43 CE Host IF:Communication enable
signal input port. I1.32
44 CL Host IF:Data transfer clock input
port. I3.96
45 DI Host IF:Data input port. I 3.96
46 DO Host IF:Data output port.Pull-up is
necessary. O3.35
47 RESB "Reset input port.Make it ""L""
when power on." I5.15
48 INTB Interrupt signal output port.(Servo) O 0.05
49 SUB_READY 0 For host u-com IF:SUB-RDY out-
put.Pull-up resistance is neces-
sary.
O4.82
50 CD_MUTE 0 General I/O port2. I/O 4.98
51 LOW_BATI General I/O port1. I/O 0.04
52 CONT General I/O port0. I/O 0.04
53 OSCCNT OSCOFF control port.Connected
with 0V when reset. I3.34
54 STREQ Stream data demand signal output
port. I/O 0.08
55 STCK Clock input port for stream data. I/O 0.03
56 STDATA Stream data input port. I/O 0.04
57 TEST 1 Input port for test.Needed con-
nect with 0V. I0.03
58 DATA Lch/Rch data output port. O 0.05
59 DATACK Clock output port. O 3.35
60 LRSY Lch/Rch clock output port. O 0.05
61 VVDD 2 VDD for build-in VCO. - 3.35
Pin No. Port Description I/O (V) 62 VPREF 2 Built-in VCO oscillation cooking
stove setting input terminal. I0.05
63 VCOC 2 Built-in VCO control voltage set-
ting input port. I0.05
64 VPDOUT 2 Output port for built-in VCO con-
trol. O0.04
65 VVSS 2 GND for building VCO. Needed
connect with 0V. -0.03
66 DVDD18 VDD capacitor connection port for
digital circuit. O1.60
67 DVSS GND for digital system. Needed
connect with 0V. -0.04
68 DVDD VDD for digital system. - 3.35
69 DOUT Digital OUT output port. EIAJ for-
mat. O0.04
70 AMUTEB AMUTEB (general) ouput port. O 3.35
71 XVSS GND for oscillation circuit. Needed
connect with 0V. -0.03
72 XOPUT Connected of 16.9344MHz oscilla-
tion. O1.54
73 XIN Connected of 16.9345MHz oscilla-
tion. I1.59
74 XVDD VDD for oscillation circuit. I 3.32
75 LCHO L channel output port. O 3.33
76 LRVDD VDD for LR channel. - 1.66
77 LRVSS GND for LR channel. Needed con-
nect with 0V. -1.68
78 RCHO R channel output port. O 0.00
79 AVDD VDD for analog. - 0.00
80 SLCO Slice level control output port. O 1.68
Pin.
No. PORT Description I/O (V)
1 P1 General-purpose output. O 5.1
2 P2 General-purpose output. O 0
3P3 N.C. O 0
4S4 N.C. O 2.58
5 S5 Segment outputs. O 2.58
6 S6 Segment outputs. O 2.58
7 S7 Segment outputs. O 2.58
8 S8 Segment outputs. O 2.58
9 S9 Segment outputs. O 2.58
10 S10 Segment outputs. O 2.58
11 S11 Segment outputs. O 2.58
12 S12 Segment outputs. O 2.58
13 S13 Segment outputs. O 2.58
14 S14 Segment outputs. O 2.58
15 S15 Segment outputs. O 2.58
16 S16 Segment outputs. O 2.58
17 S17 Segment outputs. O 2.58
18 S18 Segment outputs. O 2.58
19 S19 Segment outputs. O 2.58
20 S20 Segment outputs. O 2.58
21 S21 Segment outputs. O 2.58
22 S22 Segment outputs. O 2.58
23 S23 Segment outputs. O 2.58
24 S24 Segment outputs. O 2.58
25 S25 Segment outputs. O 2.58
26 S26 Segment outputs. O 2.58
27 S27 Segment outputs. O 2.58
28 S28 Segment outputs. O 2.58
29 S29 Segment outputs. O 2.58
30 S30 Segment outputs. O 2.58
31 S31 Segment outputs. O 2.58
32 S32 Segment outputs. O 2.58
33 S33 Segment outputs. O 2.58
34 S34 Segment outputs. O 2.58
35 S35 Segment outputs. O 2.58
Pin No. Port Description I/O (V)
cq5109u.book Page 6 Thursday, June 30, 2011 3:27 PM

7
36 S36 Segment outputs. O 2.58
37 S37 Segment outputs. O 2.58
38 S38 Segment outputs. O 2.58
39 COM4 Common driver outputs. O 2.58
40 COM3 Common driver outputs. O 2.58
41 COM2 Common driver outputs. O 2.58
42 COM1 Common driver outputs. O 2.58
43 S40 Segment outputs. O 2.58
44 KS2 Key scan outputs. O 5.17
45 KS3 Key scan outputs. O 5.17
46 KS4 Key scan outputs. O 5.17
47 KS5 Key scan outputs. O 5.17
48 KS6 Key scan outputs. O 5.17
49 KI1 Key scan inputs. I 0.1
50 KI2 Key scan inputs. I 0
51 KI3 Key scan inputs. I 0
52 KI4 Key scan inputs. I 0
53 KI5 Key scan inputs. I 0
54 VDD Logic block power supply. - 3.3
55 VLCD LCD driver block power supply. - 5.18
56 VLCD1 LCD drive bias voltage. - 3.4
57 VLCD2 LCD drive bias voltage. - 1.72
58 VSS Ground. - 0
59 TEST Must be connected to ground. I 0
60 OSC Oscillator circuit port. I/O 2.3
61 DO Output data. O 3.3
62 CE Chip enable. I 0
63 CL Synchronization clock. I 2.7
64 DI Transfer data. I 2.6
Pin.
No. PORT Description I/O (V)
cq5109u.book Page 7 Thursday, June 30, 2011 3:27 PM

8
4.3. IC Block Diagram
4.3.1. Main Block
PAC51:J3CZZZ000003
cq5109u.book Page 8 Thursday, June 30, 2011 3:27 PM

9
IC101:C0CBCYG00004
IC102:C0JBAZ001961
cq5109u.book Page 9 Thursday, June 30, 2011 3:27 PM

10
IC103:C0JBAZ001961
IC104:C0JBAZ001961
cq5109u.book Page 10 Thursday, June 30, 2011 3:27 PM

11
IC301:C1AB00002836
cq5109u.book Page 11 Thursday, June 30, 2011 3:27 PM

12
IC201:C1AA00000788
cq5109u.book Page 12 Thursday, June 30, 2011 3:27 PM

13
IC501:C1BB00001088
cq5109u.book Page 13 Thursday, June 30, 2011 3:27 PM

14
IC51:C0DBEJG00001
cq5109u.book Page 14 Thursday, June 30, 2011 3:27 PM

15
IC701:C0DAZYY00033
cq5109u.book Page 15 Thursday, June 30, 2011 3:27 PM

16
IC702:C0DBEYY00005
IC703:C0EBY0000389
cq5109u.book Page 16 Thursday, June 30, 2011 3:27 PM

17
5 Block Diagram
PAC51
FM/AM/WB Tuner
FM ANT L-CH
WC
STBY
MUTE
AMP-STB
AMP-MUTE
RESET
AM ANT
JK51
R-CH
IC301
AUDIO PROCESSOR
FL
RL
IC601
SYSTEM CONTROL
CQ-5109U
IC701
POWER AMP CN701
FL+
FL-
FR+
FR-
RR+
RR-
ACC
RL+
RL-
BATT
E-4C424
ACC SENSE
E-4C425
CN901
RR
FR 14
13
16
15
12
11
10
9
1
6
2
GND
IC701
REGULATOR IC
POWERC
ONNECTOR
14
15
10
12
13
11
7
5
8
6
3
1
ANT-OUT
A
EXT
CC-IN
AVDD+5V
SW+5V
ACC-OUT
VCC
AUDIO +9V
CTRL1
CTRL2
CD+8V
ILL+9V
BATT SENSE
POWER CONTROL
VCC
CN801
LCD DISPLAY LCD901
ILL+9V
IC901
AVDD+5V
SW+5V
SW+5V
SW+5V
CD+8V
MOTOR
DRIVER
IC501
CD DSP
IC401
LCD DRIVER
LCD DI/DO/CD/CLK
KEY MATRIX
RADIO MODE
CN902
AUX-IN
SYS+3.3V
AUX-IN L/R
CD L/R
CD L/R
CD L/R
5
6
6
812 13
AUX-IN
L/R CH
ILL +8V
LCD+3.3V
LCD+5V
D921
VR903
Q303/Q304 Q301/Q302
Q900
MUTE
Q305/Q306
MUTE
AF MUTE




FL+
FL-
RL+
RL-
FR+
FR-
RR+
RR-
LR
LR
R
L
R
L
RSTN
WC
62
23~25,29
82
68 70 66
72
79
14,40
55,89
1
2
3479
20
11
16
13
15
14
14
13
1
2
11
RDSINT
9
RDSINT
67
61
57
6,20
4
22
FL
RL
RR
FR 11
12
14
15
5
3
21
23
9
7
17
19
MODE B/A
LCD DI/DO
CLK/CE
CD DMUTE/LM+/-/S/L
Q501
,
VCC 5V
410
CD +8V
CD +8V
MUTE
24
11
11
10
10
9
9
82412 13 1
1
3
3
14
14
5
7
7
E-VOL IC
CN401
1
22
7
6
SDA
SCL
RSTN
1
IC703
RESET
17
18
FUSE 15A
9
GND
VDD
GND
RADIO-L
RADIO-R
CD-R
CD-L
AUX-L
AUX-R
8
52
4
1
OUT
VCC
CTL
GND
IC51 CN101
REG IC
53 54
E-VOL SDA
SDA
E-VOL SCK
SCK
18
19
SXI-L
SXI-R
SAT-RX
SAT-TX
SXI-TX
SXI-RX
SXI-EN
SAT-PWR
SXI-L
SXI-R
BATT
BATT
BATT
BATT
DVDD DVDD
5
6
AUDIO+9V
RADIO-SDA
RADIO-SCK SXI-PWR-CNT
73
74 80
83
AUDIO+9V
AUDIO+9V
RADIO-MODE
PWR-CNT
FL/FR RL/RR
AVDD+5V
AVDD+5V
AVDD+5V AF MUTE
AUX-IN L/R
SEL
ACC
AVDD+5V
L/R
L/R
L/R
L/R
L/R
L/R
L/R
L/R
L
R
L/R
CD RST/DI/DO/CLK/CE
SUB RDY/MUTE/LIMIT
SW/OSC CNT
MODE A/B
LCD COM
LCD SEGMENT
21,22
IC702
Q703
+
M
SPINDLE MOTOR
MODE SW
M
LOADING MOTOR
LIMIT SW
RF
AMP
TRACKING
COIL
FOCUS
COIL
Optical Pick-up Ass'y
E-4C413
CN2
1
22
1
17
CN1
4PWIRE
5PWIRE
IC101
IC102
IC103
IC104
1
2
3
2
2
2
4
4
4
75
76
R
LCD+3.3V
LINEAR

18
6 Schematic Diagram
6.1. CD Interface Block
E-4C413
The following symbols are
shown on the schematic diagram.
The following symbols are
shown on the schematic diagram.
RADIO (L,R) RADIO (L,R)
AUDIO
9V
8V
5V
3.3V
3.3V 3.3V
ACC ACC
+B +B
9V 9V
8V 8V
5V 5V
CQ-5109U CD Interface
E-4C424 CN 401
To Main
K1KY22AA1031
CN2
To CD DECK MECHANISM
3.3V
3.3V3.3V
3.3V
cq5109u.book Page 18 Thursday, June 30, 2011 3:27 PM

19
7 Wiring Connection Diagram
18Pin POWER
CONNECTOR
FL+
FL-
FR+
FR-
RL+
RL-
RR+
RR-
BATTERY
ACC
GROUND
CN701 18P
FUSE:15A
JK51
CN801 14P
CN901 14P
Main PCB
[E-4C424]
Display PCB [E-4C425]
<CD Interface Block>
Mode SW
Spindle Motor
Optical Pick-up Assy
Limit SW
Loading Motor
CN401
22P
CN1 17P
4P
WIRE
CN2 22P
2P WIRE
3P WIRE
CD Interface PCB
[E-4C413]
4 SPK
CN902
AUX-IN
CQ-5109U
cq5109u.book Page 19 Thursday, June 30, 2011 3:27 PM

20
8 Schematic Diagram
8.1. Main Block
The following symbols are
shown on the schematic diagram.
The following symbols are
shown on the schematic diagram.
RADIO (L,R)
RADIO (L,R)
AUDIO
9V
8V
5V
3.3V
3.3V
3.3V
ACC
ACC
+B
+B
9V
9V
8V
8V
5V
5V
E-4C424
CQ-5109U MAIN
L
5V
8V
8V
8V
8V 8V 8V 8V
8V 8V 8V 8V
8V8V
8V
8V 8V
8V
8V
8V
8V 8V
8V
9V 9V
9V
5V
5V
5V
5V
5V 5V
5V 5V
5V 5V 5V 5V 5V
5V 5V 5V
5V 5V 5V
5V 5V
5V
5V 5V
5V
5V
5V
5V 5V
5V 5V
5V 5V 5V
5V 5V
5V
5V
5V 5V
5V 5V
5V5V
3.3V
3.3V
3.3V 3.3V 3.3V
3.3V
3.3V
3.3V 3.3V
3.3V 3.3V
3.3V 3.3V
3.3V 3.3V 3.3V 3.3V
3.3V 3.3V
3.3V
3.3V 3.3V
5V
5V
5V
5V
5V
5V
5V
5V5V
5V
5V5V
5V
5V
5V
5V
5V
5V5V
5V
5V
G0C161MA0074
B1BBAC000014
C0DBEYY00005
B1GDCFNN002
B1GDCFNN002
B1GDCFNN002
B1GDCFNN002
B1GDCFNN002
B1GDCFNN002
K1KY14BA0371
C1AB00002836
G1C100JA0036
C0EBY0000389
K1AY110B0002
C0CBCYG00004
C0JBAZ001961
C0JBAZ001961
C0JBAZ001961
B0BC5R600003
B0BC5R600003
B0BC5R600003
K1KY22AA0478
Q401
B1ACFF000001
YEAM87835109
OPEN
YEXL16M9X54A
J3CZZZ000002
K2JYYA000001
G1C5R6JA0036
C0DBEJG00001
B0ECKM000054
B0ECKM000054 B0ECKM000054
B0ECME000001
C0DAZYY00033
C1BB00001088
B1BCCF000013
To Display E-4C425 CN901
To CD Interface
E-4C413
CN2
14.34
4.98
13.27
2.67
0
0
5.18
04.98
4.98
0
0
00
0
4.98
4.98
5.16
1.374.98
2.51
4.99
0
5.18
5.18
3.28
3.28
3.28
3.28
3.28
3.28
3.28
3.28
3.28
3.3 0
4.07
4.07
4.07
4.07
4.07
3.35
5.18
5.18
8.9
0
0
6.99
5.12
6.99
14.33
7
0
6.98
8.16
6.67
6.64
0
6.67
6.67
6.95
0
7
6.71
14.31
6.99
5.14
7
0
2.9
1.7
1.7
7.98
3.65
3.9
3.95
0
0
3.64
3.73
3.97
3.38
7.98
1.7
1.7 1.7
1.7
1.7
1.7
5.44
1.31
7.98
0
1.7
5.15
5.19
0
1.61
1.42
1.59
8.22
1.28
7.97
1.28
9.02
5.13
13.97
5.13
0
5.2
4.98
4.98
4.98
13.97
13.97
6.13
3.34
5.52
4.98
0
5.18
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
5.73
0
2.44
3.34
0
0
3.33
5.16
6.92
5.08
1.27
0
0
0
0
4.63
0
2.98
2.98
0
2.38
3.27 3.3
0
1.1
0.84
2V/DIV,1ms/DIV
2V/DIV,10ms/DIV
2V/DIV,0.2ms/DIV
2V/DIV,0.2ms/DIV
2V/DIV,0.2ms/DIV
5V/Div 200us/Div
2V/Div 5us/Div
5V/Div 200us/Div
2V/Div 10ms/Div
2V/Div 10ms/Div
RR
FR
FL
RL
R
R
RR
R
L
L
L
L
L
R
L
R
L
R
L