Phytec phyCORE-MPC5200B tiny User manual

A product of a PHYTEC Technology Holding company
phyCORE-MPC5200B
FPGA
Hardware Manual
Edition February 2006

phyCORE-MPC5200B FPGA
PHYTEC Messtechnik GmbH 2006 L-672e_0
In this manual are descriptions for copyrighted products that are not explicitly
indicated as such. The absence of the trademark () and copyright () symbols
does not imply that a product is not protected. Additionally, registered patents and
trademarks are similarly not expressly indicated in this manual.
The information in this document has been carefully checked and is believed to be
entirely reliable. However, PHYTEC Messtechnik GmbH assumes no
responsibility for any inaccuracies. PHYTEC Messtechnik GmbH neither gives
any guarantee nor accepts any liability whatsoever for consequential damages
resulting from the use of this manual or its associated product. PHYTEC
Messtechnik GmbH reserves the right to alter the information contained herein
without prior notification and accepts no responsibility for any damages which
might result.
Additionally, PHYTEC Messtechnik GmbH offers no guarantee nor accepts any
liability for damages arising from the improper usage or improper installation of
the hardware or software. PHYTEC Messtechnik GmbH further reserves the right
to alter the layout and/or design of the hardware without prior notification and
accepts no liability for doing so.
Copyright 2006 PHYTEC Messtechnik GmbH, D-55129 Mainz.
Rights - including those of translation, reprint, broadcast, photomechanical or
similar reproduction and storage or processing in computer systems, in whole or
in part - are reserved. No reproduction may occur without the express written
consent from PHYTEC Messtechnik GmbH.
EUROPE NORTH AMERICA
Address: PHYTEC Technologie Holding AG
Robert-Koch-Str. 39
D-55129 Mainz
GERMANY
PHYTEC America LLC
203 Parfitt Way SW, Suite G100
Bainbridge Island, WA 98110
USA
Ordering
Information: [phone]
[email protected] 1 [phone] [email protected]
Technical
Support: [phone]
[email protected] 1 [phone] [email protected]
Fax: [phone] [phone]
Web Site: http://www.phytec.de http://www.phytec.com
Preliminary Edition: February 2006

Contents
PHYTEC Messtechnik GmbH 2006 L-672e_0
Preface...........................................................................................................1
1Introduction.........................................................................................3
1.1 Block Diagram .............................................................................6
1.2 View of the phyCORE-MPC5200B.............................................7
1.3 Minimum Requirements to Operate the
phyCORE-MPC5200B.................................................................9
2Pin Description..................................................................................11
3Jumpers..............................................................................................23
4Power Requirements.........................................................................27
4.1 Voltage Supervision and Reset ..................................................29
5System Start-Up Configuration.......................................................31
6System Memory.................................................................................33
6.1 Flash Memory ............................................................................35
6.2 DDR SDRAM ............................................................................38
6.3 SRAM (U15)..............................................................................39
6.4 Serial Memory............................................................................40
6.5 NAND-Flash (U28)....................................................................41
6.6 Video-RAM (U20).....................................................................41
7Altera Cyclone II FPGA...................................................................43
8Serial Interfaces.................................................................................45
8.1 RS-232 Interface ........................................................................45
8.2 CAN Interface ............................................................................46
8.3 COP Debug Interface .................................................................47
8.4 Ethernet Interface.......................................................................49
8.4.1 PHY Physical Layer Transceiver..................................49
8.4.2 MAC Address................................................................50
8.5 USB 1.1 Host Interface ..............................................................51
9Real-Time Clock RTC-8564 (U7)....................................................53
10 phyCORE Carrier Board PCM-980 ...............................................55
10.1 Concept of the phyCORE Carrier Board PCM-980...................55
10.2 Carrier Board PCM-980 Overview............................................56
10.2.1 Connectors, Buttons, LEDs...........................................56
10.2.2 Jumpers on the phyCORE Carrier Board PCM-980.....59

phyCORE-MPC5200B FPGA
PHYTEC Messtechnik GmbH 2006 L-672e_0
10.3 Functional Components on the phyCORE Carrier
Board PCM-980......................................................................... 61
10.3.1 Power Supply at X10....................................................61
10.3.2 First Serial Interface at Socket P2A.............................. 62
10.3.3 Second Serial Interface at Socket P2B .........................62
10.3.4 First CAN Interface at Plug P1A.................................. 63
10.3.5 Second CAN Interface at Plug P1B..............................65
10.3.6 Programmable LED D29.............................................. 67
10.3.7 Pin Assignment Summary of the phyCORE,
the Expansion Bus and the Patch Field......................... 67
10.3.8 Silicon Serial Number/Temperature Sensor.................76
10.3.9 BDM Port X2................................................................ 77
10.3.10 Technical Specification of the Carrier Board............... 78
10.3.11 Release Notes................................................................ 80
11 Technical Specifications of the phyCORE-MPC5200B................81
12 Hints for Handling the Module .......................................................85
13 Design Considerations - Check List................................................86
14 Revision History................................................................................ 87
15 Component Placement Diagram .....................................................89
AAppendices......................................................................................... 91
A.1 Release Notes............................................................................. 91
Index ...........................................................................................................93

Contents
PHYTEC Messtechnik GmbH 2006 L-672e_0
Index of Figures
Figure 1: Block Diagram phyCORE-MPC5200B.....................................6
Figure 2: View of the phyCORE-MPC5200B Revision 1238.0 ...............8
Figure 3: Pinout of the phyCORE-MPC5200B (Bottom View) .............12
Figure 4: Numbering of the Jumper Pads................................................23
Figure 5: Location of the Jumpers (Controller Side)
(phyCORE-MPC5200B Standard Version).............................23
Figure 6: Power Supply Diagram............................................................28
Figure 7: Serial Memory I2C Slave Address...........................................41
Figure 8: COP Interface Card Edge Header X1 (Top View) ..................47
Figure 9: View of the Carrier Board PCM-980.......................................58
Figure 10: Numbering of Jumper Pads......................................................59
Figure 11: Location of the Jumpers (View of the Component Side) ........59
Figure 12: Connecting the Supply Voltage at X10....................................61
Figure 13: Pin Assignment of the DB-9 Socket P2A as First RS-232
(Front View).............................................................................62
Figure 14: Pin Assignment of the DB-9 Socket P2B as Second RS-232
(Front View).............................................................................62
Figure 15: Pin Assignment of the DB-9 Plug P1A (CAN Transceiver on
phyCORE-MPC5200B, Front View).......................................63
Figure 16: Pin Assignment of the DB-9 Plug P1A (CAN Transceiver on
Carrier Board with Galvanic Separation).................................64
Figure 17: Pin Assignment of the DB-9 Plug P1B (CAN Transceiver
on phyCORE-MPC5200B, Front View)..................................65
Figure 18: Pin Assignment of the DB-9 Plug P2B (CAN Transceiver
on arrier Board with Galvanic Separation)..............................66
Figure 19: Pin Assignment Scheme of the Expansion Bus.......................68
Figure 20: Pin Assignment Scheme of the Patch Field.............................68
Figure 21: Connecting the DS18B20 Temperature Sensor with Silicon
Serial Number ..........................................................................76
Figure 22: Pin Assignment of the DS2401 Silicon Serial Number...........76

phyCORE-MPC5200B FPGA
PHYTEC Messtechnik GmbH 2006 L-672e_0
Figure 23 Physical Dimensions of the Carrier Board PCM-980.............. 78
Figure 24: Physical Dimensions................................................................ 81
Figure 25: phyCORE-MPC5200B Component Placement, Top View..... 89
Figure 26: phyCORE-MPC5200B Component Placement,
Bottom View............................................................................ 90
Index of Tables
Table 1: Default Port Configuration ...................................................... 11
Table 2: Pinout of the phyCORE-Connector X3................................... 21
Table 3: Jumper Settings........................................................................ 26
Table 4: System Start-up Configuration ................................................ 32
Table 5: Choice of Flash Memory Devices and Manufacturers............ 35
Table 6: Control Signal for 64 MByte Flash Configuration.................. 36
Table 7: DDR SDRAM Device Selection.............................................. 38
Table 8: Serial Memory Options for U6................................................ 40
Table 9: Serial Memory I2C Address (Examples) ................................. 41
Table 10: 16-pin COP Connector (X1) and Corresponding Pins on the
phyCORE-Connector (X3) ...................................................... 48
Table 11: Signal Definition PHY Ethernet Port (U2).............................. 50
Table 12: Carrier Board Jumper Overview.............................................. 60
Table 13: Jumper Configuration for CAN Plug P1A Using the CAN
Transceiver on the phyCORE-MPC5200B ............................. 63
Table 14: Jumper Configuration for CAN Plug P1A Using the CAN
Transceiver on the Carrier Board with Galvanic Separation... 64
Table 15: Jumper Configuration for CAN Plug P2B Using the CAN
Transceiver on the phyCORE-MPC5200B ............................. 65
Table 16: Jumper Configuration for CAN Plug P2B using the CAN
Transceiver on the Carrier Board with Galvanic Separation... 66
Table 17: Signal Pin Assignment for the phyCORE-MPC5200B /
Carrier Board / Expansion Board............................................. 74
Table 18: Pin Assignment Power Supply for the
phyCORE-MPC5200B / Carrier Board / Expansion Board.... 75

Contents
PHYTEC Messtechnik GmbH 2006 L-672e_0
Table 19: Pin Assignment of the BDM Pin Header X2...........................77
Table 20: Technical Data of the Carrier Board PCM-980.......................79
Table 21: Technical Data of the phyCORE-MPC5200B.........................82

phyCORE-MPC5200B FPGA
PHYTEC Messtechnik GmbH 2006 L-672e_0

Preface
PHYTEC Messtechnik GmbH 2006 L-672e_0 1
Preface
This phyCORE-MPC5200B Hardware Manual describes the board’s
design and functions. Precise specifications for the Freescale
MPC5200B microcontroller series can be found in the enclosed
MPC5200B microcontroller Data Sheet/User's Manual. If software is
included please also refer to additional documentation for this
software.
In this hardware manual and in the attached schematics, low active
signals are denoted by a "/" in front of the signal name (i.e.: /RD). A
"0" indicates a logic-zero or low-level signal, while a "1" represents a
logic-one or high-level signal.
Declaration regarding Electro Magnetic Conformity
of the PHYTEC phyCORE-MPC5200B
PHYTEC Single Board Computers (henceforth products) are designed
for installation in electrical appliances or as dedicated Evaluation
Boards (i.e.: for use as a test and prototype platform for
hardware/software development) in laboratory environments.
Note:
PHYTEC products lacking protective enclosures are subject to
damage by ESD and, hence, may only be unpacked, handled or
operated in environments in which sufficient precautionary measures
have been taken in respect to ESD dangers. It is also necessary that
only appropriately trained personnel (such as electricians, technicians
and engineers) handle and/or operate these products. Moreover,
PHYTEC products should not be operated without protection circuitry
if connections to the product’s pin header rows are longer than 3 m.

phyCORE-MPC5200B FPGA
PHYTEC Messtechnik GmbH 2006 L-672e_0
PHYTEC products fulfill the norms of the European Union's Directive
for Electro Magnetic Conformity only in accordance to the
descriptions and rules of usage indicated in this hardware manual
(particularly in respect to the pin header rows or connectors, power
connector and serial interface to a host-PC).
Implementation of PHYTEC products into target devices, as well as
user modifications and extensions of PHYTEC products, is subject to
renewed establishment of conformity to, and certification of, Electro
Magnetic Directives. Users should ensure conformance following any
modifications to the products as well as implementation of the
products into target systems.
The phyCORE-MPC5200B is one of a series of PHYTEC Single
Board Computers that can be populated with different controllers and,
hence, offers various functions and configurations. PHYTEC supports
common 8-, 16- and selected 32-bit controllers on two types of Single
Boards Computers:
(1) as the basis for Rapid Development Kits which serve as a
reference and evaluation platform
(2) as insert-ready, fully functional phyCORE OEM modules, which
can be embedded directly into the user’s peripheral hardware,
design.
PHYTEC's microcontroller modules allow engineers to shorten
development horizons, reduce design costs and speed project concepts
from design to market.