Texas Instruments TPS65988 User manual

User’s Guide
TPS65988 Evaluation Module
ABSTRACT
This document is the user guide for the TPS65988 Evaluation Module (TPS65988EVM). The TPS65988EVM
allows for evaluation of the TPS65988 IC as part of a stand-alone testing kit and for development and testing of
USB Type-C and Power Delivery (PD) end products. Out of the box, the TPS65988EVM is configured to emulate
a dual-port laptop computer. Both ports can be used to source or sink power, and both are dual-role ports (DRP)
but only support data as a downstream-facing port (DFP) host. When different configurations are required to test
your system, use the TPS65988 Application Configuration software tool to create a configuration or load a
different configuration template (see Figure 1-1). The TPS65988EVM uses a control MUX (HD3SS3412) to route
DisplayPort™ (DP) and a USB HUB (TUSB8020) to route USB signals to the appropriate port A or port A (port
A/B). The control MUX and USB HUB are connected to a SuperSpeed (SS) MUX (TUSB546) which routes the
appropriate DP lanes and USB 3.0 signals according to cable orientation and Alternate Mode selection. Figure
1-2 highlights these features.
Figure 1-1. TPS65988EVM
www.ti.com
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 1
Copyright © 2020 Texas Instruments Incorporated

TPS65988
PP1_CABLE
PP2_CABLE
VIN_3V3 System 3.3V
VBUS2
Type C
Receptacle
C1_CC1/2CC1/2
VBUS1
C2_CC1/2CC1/2
PPEXT2
PFET Control
PFET Control
PPEXT1
PPHV
1
PPHV2
I2C1
I2C2
USB2.0
System Power (20V) DC
Barrel Jack
C_SSTX/RX
5/9/15/20V @3A
Variable DC/DC
5/9/15/20V @3A
Variable DC/DC
Port A
Port B
I2C
DP0-3
AUX
C_SSTX
/RX
TUSB546
System 5V
System 5V
BC1.2
Sink
Sink
GPIO
MUX_CTR
L0-2
I2C
DP0-3
AUX
C_SSTX
/RX
TUSB546
DP
source
USB2
USB
source
USB3
MUX_CTR
L0-2
USB2.0
C_SSTX/RX
BC1.2
GPIO
DP
source
USB2
USB
source
USB3
Copyright © 2017, Texas Instruments Incorporated
Figure 1-2. TPS65988EVM Block Diagram
Table of Contents
1 About this Manual...................................................................................................................................................................5
2 Information About Cautions and Warnings..........................................................................................................................5
3 Items Required for Operation................................................................................................................................................ 5
4 Introduction.............................................................................................................................................................................5
5 Setup........................................................................................................................................................................................6
5.1 Switch, Push Button, Connector, and Test Point Descriptions........................................................................................... 6
5.2 LED Indicators Description...............................................................................................................................................25
Table of Contents www.ti.com
2TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

6 Using the TPS65988EVM......................................................................................................................................................29
6.1 Powering the TPS65988EVM.......................................................................................................................................... 29
6.2 Firmware Configurations.................................................................................................................................................. 29
7 Connecting the EVM.............................................................................................................................................................30
7.1 Connecting to Various Devices........................................................................................................................................ 30
7.2 Debugging the EVM......................................................................................................................................................... 35
8 REACH Compliance..............................................................................................................................................................37
9 TPS65988EVM Schematic.................................................................................................................................................... 38
10 TPS65988EVM Board Layout.............................................................................................................................................51
11 TPS65988EVM Bill of Materials..........................................................................................................................................54
12 Revision History................................................................................................................................................................. 62
List of Figures
Figure 1-1. TPS65988EVM..........................................................................................................................................................1
Figure 1-2. TPS65988EVM Block Diagram................................................................................................................................. 2
Figure 5-1. TPS65988 Jumper Configuration.............................................................................................................................. 7
Figure 5-2. TPS65988 Jumper Configuration Net Names........................................................................................................... 7
Figure 5-3. TPS65987D Jumper Configuration........................................................................................................................... 8
Figure 5-4. TPS65987D Jumper Configuration Net Names........................................................................................................ 8
Figure 5-5. TPS65987S Jumper Configuration............................................................................................................................9
Figure 5-6. TPS65987S Jumper Configuration Net Names.......................................................................................................10
Figure 5-7. DisplayPort Source Schematic Block...................................................................................................................... 10
Figure 5-8. DisplayPort Source Block Diagram......................................................................................................................... 10
Figure 5-9. DisplayPort Source Receptacle...............................................................................................................................11
Figure 5-10. HRESET Push-Button (S1) Schematic..................................................................................................................11
Figure 5-11. HRESET Push-Button (S1)....................................................................................................................................11
Figure 5-12. SPI-MISO Pull Down Switch................................................................................................................................. 12
Figure 5-13. FTDI Dip Switch (S3) Schematic...........................................................................................................................12
Figure 5-14. FTDI Dip Switch (S3).............................................................................................................................................13
Figure 5-15. I2C and BusPower DIP Switch (S2)...................................................................................................................... 14
Figure 5-16. I2C DIP Switch (S2) Schematic.............................................................................................................................14
Figure 5-17. Barrel Jack (J1) Schematic................................................................................................................................... 15
Figure 5-18. Barrel Jack (J1)..................................................................................................................................................... 15
Figure 5-19. Barrel Jack Detect Schematic............................................................................................................................... 16
Figure 5-20. USB Type-B Receptacle (J11) Schematic.............................................................................................................16
Figure 5-21. USB (J11) Block Diagram......................................................................................................................................16
Figure 5-22. USB Type-B Receptacle (J11)...............................................................................................................................17
Figure 5-23. USB Type-C Receptacles (J2) Schematic.............................................................................................................18
Figure 5-24. USB Type-C Receptacles (J2).............................................................................................................................. 18
Figure 5-25. USB Micro-B Receptacle (J9) Schematic..............................................................................................................19
Figure 5-26. USB Micro-B Receptacle (J9)............................................................................................................................... 19
Figure 5-27. TP13 (5 V), TP8 (3.3 V), and TP12 (1.2 V)........................................................................................................... 20
Figure 5-28. Aardvark Connector (J10) Schematic................................................................................................................... 21
Figure 5-29. Aardvark Connector (J10)..................................................................................................................................... 21
Figure 5-30. TP10, TP11, TP15, TP16, TP17, TP18, TP9: GND Test Points............................................................................ 21
Figure 5-31. TP1, TP2, TP3 and TP4 – CC1 and CC2 Test Points........................................................................................... 22
Figure 5-32. TPS65988 BMC Data............................................................................................................................................22
Figure 5-33. VBUS Test Points: TP14....................................................................................................................................... 23
Figure 5-34. TPS65988 VBUS Voltage Transition..................................................................................................................... 23
Figure 5-35. A-Var, B-Var and System Power Test Points: TP7, TP6, and TP5........................................................................ 24
Figure 5-36. BoosterPack Headers (J3 and J4)........................................................................................................................ 25
Figure 5-37. MUX Control LEDs................................................................................................................................................ 26
Figure 5-38. HPD Port A/B LEDs...............................................................................................................................................26
Figure 5-39. PDO Port A/B LEDs.............................................................................................................................................. 27
Figure 7-1. Connecting EVM to Type-A Device......................................................................................................................... 30
Figure 7-2. Connecting EVM to USB Type-C Devices...............................................................................................................31
Figure 7-3. DRP CC1 and CC2 Toggling................................................................................................................................... 35
Figure 7-4. USB Type-C Connection and VBUS....................................................................................................................... 35
Figure 7-5. USB Type-C Connection and PD Negotiation......................................................................................................... 36
Figure 9-1. TPS65988EVM Block Diagram............................................................................................................................... 38
Figure 9-2. TPS65988EVM Processor Block.............................................................................................................................39
Figure 9-3. TPS65988EVM Power Path Block.......................................................................................................................... 40
Figure 9-4. TPS65988EVM Power Supply Block.......................................................................................................................41
www.ti.com Table of Contents
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 3
Copyright © 2020 Texas Instruments Incorporated

Figure 9-5. TPS65988EVM DisplayPort Mux............................................................................................................................ 42
Figure 9-6. TPS65988EVM SS MUX Block Port A ................................................................................................................... 43
Figure 9-7. TPS65988EVM SS MUX Block Port B.................................................................................................................... 44
Figure 9-8. TPS65988EVM USB HUB.......................................................................................................................................45
Figure 9-9. TPS65988EVM USB Type-C Port-A Block .............................................................................................................46
Figure 9-10. TPS65988EVM USB Type-C Port B Block ...........................................................................................................47
Figure 9-11. TPS65988EVM FTDI Connector Block..................................................................................................................48
Figure 9-12. TPS65988EVM Current Sense Block Port A.........................................................................................................49
Figure 9-13. TPS65988EVM Current Sense Block Port B.........................................................................................................49
Figure 9-14. TPS65988EVM BoosterPack Header Block..........................................................................................................50
Figure 10-1. TPS65988EVM Top Overlay................................................................................................................................. 51
Figure 10-2. TPS65988EVM Solder.......................................................................................................................................... 51
Figure 10-3. TPS65988EVM Top Layer SSTXRX1................................................................................................................... 51
Figure 10-4. TPS65988EVM GND Plane 1............................................................................................................................... 51
Figure 10-5. TPS65988EVM High Speed..................................................................................................................................52
Figure 10-6. TPS65988EVM GND Plane 2............................................................................................................................... 52
Figure 10-7. TPS65988EVM Power 1....................................................................................................................................... 52
Figure 10-8. TPS65988EVM Power 2....................................................................................................................................... 52
Figure 10-9. TPS65988EVM GND Plane 3............................................................................................................................... 53
Figure 10-10. TPS65988EVM SSTXRX2.................................................................................................................................. 53
Figure 10-11. TPS65988EVM Solder Mask............................................................................................................................... 53
Figure 10-12. TPS65988EVM Bottom Layer Component View.................................................................................................53
List of Tables
Table 5-1. Port A SS MUX Control LED Functions.................................................................................................................... 26
Table 5-2. Port B SS MUX Control LED Functions.................................................................................................................... 27
Table 5-3. Variable DC/DC Control Port A/B Functions............................................................................................................. 27
Table 5-4. PDO LED 0 and PDO LED 1 Truth Table..................................................................................................................28
Table 5-5. I2C Address Setting.................................................................................................................................................. 28
Table 5-6. ADCIN1 Setting.........................................................................................................................................................28
Table 7-1. DisplayPort and USB Test Setup.............................................................................................................................. 33
Table 8-1. REACH Compliance................................................................................................................................................. 37
Table 11-1. TPS65988EVM Bill of Materials.............................................................................................................................. 54
Trademarks
USB Type-C™ are trademarks of USB Implementers Forum.
Aardvark™ are trademarks of Total Phase, Incorporated.
DisplayPort™ are trademarks of Video Electronics Standards Association.
BoosterPack™ is a trademark of Texas Instruments.
FTDI® and Future Technology Devices International®, are registered trademarks of Future Technology Devices
International Limited.
Dell® is a registered trademark of Dell Incorporated.
Total Phase® is a registered trademark of Total Phase, Incorporated.
Microsoft® and Windows® are registered trademarks of Microsoft Corporation.
All trademarks are the property of their respective owners.
Trademarks www.ti.com
4TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

1 About this Manual
This user's guide describes the TPS65988EVM. The guide consists of an introduction, setup instructions, the
EVM schematic, board layouts, component views, internal power (PWR) and ground (GND) plane layouts, and a
bill of materials (BOM).
2 Information About Cautions and Warnings
ATTENTION
STATIC SENSITIVE DEVICES
HANDLE ONLY AT
STATIC SAFE WORK STATIONS
CAUTION
This EVM contains components that can potentially be damaged by electrostatic discharge. Always
transport and store the EVM in the supplied ESD bag when not in use. Handle using an antistatic
wristband. Operate on an antistatic work surface. For more information on proper handling, see
Electrostatic Discharge (ESD).
3 Items Required for Operation
The following items are required to use the TPS65988EVM:
• TPS65988 data sheet
• TPS65988EVM
•TPS65988 Application Customization Tool
• 20-V barrel jack adapter or DC power supply (model # 492-BBGP)
• Passive USB Type-C™ cables
• USB Type-A to USB Micro-B cable
• USB Type-A to USB Type-B cable
• Mini-DisplayPort to DisplayPort cables
• Notebook with USB 2.0, USB 3.0, and DP capabilities
4 Introduction
The TPS65988 is a stand-alone USB Type-C and Power Delivery (PD) controller providing cable plug and
orientation detection at the USB Type-C connector. Upon cable plug and orientation detection, the TPS65988
communicates on the CC line using the USB PD protocol. When cable detection and USB PD negotiation are
complete, the TPS65988 enables the appropriate power path and configures external multiplexers and alternate
mode settings.
This user guide describes how the TPS65988EVM can be used to test DisplayPort alternate mode as well as
USB Data. This guide also contains testing procedures of DP alternate mode as well as various PD power
configurations. The EVM is customizable through the TPS65988 Configuration Tool. Additionally, the EVM is
equipped with a Future Technology Devices International® ( FTDI®) board and Aardvark connector to SPI or I2C
interfaces for debugging and development.
www.ti.com About this Manual
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 5
Copyright © 2020 Texas Instruments Incorporated

5 Setup
This section describes the various EVM features and how to test these features. Schematic screen shots,
pictures, and block diagrams are provided as necessary.
5.1 Switch, Push Button, Connector, and Test Point Descriptions
Components described in this section are listed with respect to the EVM from left to right and top to bottom.
Related components are listed simultaneously.
5.1.1 Power Path Jumper Configuration
The TPS65988EVM allows for analysis of TPS65987D and TPS65987S platforms through the adjustment of
jumpers on J11 and J12.
Setup www.ti.com
6TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

5.1.1.1 TPS65988 Jumper Configuration
Out of the box, the TPS65988EVM has jumper configuration for a TPS65988 device. With this configuration, the
two internal power paths are configured as Source paths for their respective Type-C ports. The two external
power paths are configured as Sink paths for their respective Type-C ports. When using the TPS65988EVM, use
a TPS65988 template in the TPS6598x Application Customization Tool. Refer to Figure 5-1 and Figure 5-2 for
the TPS65988 Jumper Configuration.
Figure 5-1. TPS65988 Jumper Configuration
Figure 5-2. TPS65988 Jumper Configuration Net Names
www.ti.com Setup
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 7
Copyright © 2020 Texas Instruments Incorporated

5.1.1.2 TPS65987D Jumper Configuration
To use the TPS65988EVM to perform as a TPS65987D, the jumpers on J11 and J12 needs to be adjusted.
Place a jumper on J12 to short the two VBUS nodes together. In this use case, one of the internal power paths is
used as a source path and the other internal power path is used as a sink path. The TPS65987D supports one
Type-C port and contains 2 internal power paths. The TPS65988 can be configured to act as a TPS65987D
through the use of a TPS65987D Configuration Template in the TPS6598x Application Customization Tool. In
this configuration, PPHV2 is used as the Source path for the Type-C port, it is connected to the net B-Var which
is the Variable DC/DC used for Port B in the TPS65988 configuration. PPHV1 is used for the Sink path on the
TPS65987D. PPHV1 connects to the net SYSPWR in this configuration. Refer to Figure 5-3 and Figure 5-4 for
the TPS65987D Jumper Configuration. When the TPS65988EVM is configured as a TPS65987D, only Port A is
functional.
Figure 5-3. TPS65987D Jumper Configuration
Figure 5-4. TPS65987D Jumper Configuration Net Names
Setup www.ti.com
8TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

5.1.1.3 TPS65987S Jumper Configuration
To emulate a TPS65987S with the TPS65988EVM, the jumpers on J11 need to be adjusted. The TPS65987S
supports one Type-C port and contains one internal power path. When using the TPS65988EVM to emulate a
TPS65987S, the internal power path (PPHV1) is used as the Source Path and one of the external power paths is
used as the sink path. The TPS65988 can be configured to act as a TPS65987S through the use of a
TPS65987S Configuration Template in the TPS6598x Application Customization Tool. Refer to Figure 5-5 and
Figure 5-6 for the TPS65987D Jumper Configuration. When the TPS65988EVM is configured as a TPS65987S,
only Port A is functional.
Figure 5-5. TPS65987S Jumper Configuration
www.ti.com Setup
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 9
Copyright © 2020 Texas Instruments Incorporated

Figure 5-6. TPS65987S Jumper Configuration Net Names
5.1.2 DP Source Receptacle
The DP source receptacle routes DP lanes for port A/B, AUX for port A/B, HPD for port A/B, as well as DP port
A/B select. The HD3SS3412 is used to MUX the DP source from the full-size DP receptacle to the USB Type-C
alternate mode MUX (TUSB546) for port A/B. Only one of the ports can support DP at a time. The DP source
MUX is controlled by GPIO0 that allocates the DP source signals to the appropriate port. Figure 5-7 shows the
DP source MUX Configuration
Note
Only one DP source can be used on either port A or port B at the same time.
Figure 5-7. DisplayPort™ Source Schematic Block
HD3SS3412
TUSB546
DisplayPort
Source
Receptacle
LNA
LNB
LNC
LND
DP0
DP1
DP2
DP3
Port A
Port B
DP0
DP1
DP2
DP3
BDP0
BDP1
BDP2
BDP3
DP0
DP1
DP2
DP3
ADP0
ADP1
ADP2
ADP3
TUSB546
Copyright © 2017, Texas Instruments Incorporated
Figure 5-8. DisplayPort™ Source Block Diagram
Setup www.ti.com
10 TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

Figure 5-9. DisplayPort™ Source Receptacle
5.1.3 S1 HRESET Push-Button
S1 is located on the top-left corner of the EVM. This switch is a push-button that pulls the HRESET pin (39) of
the TPS65988 high when pressed. Releasing the push-button pulls HRESET low again, and the TPS65988 goes
through a soft reset, which consists of reloading firmware (FW) from RAM. If a valid configuration is present in
the RAM, the TPS65988 does not reload the configuration from the external flash. Figure 5-10 highlights these
features.
ADCIN1 6
ADCIN2 8
HRESET 39
100k
R12
0.01µF
C6
GND
S1
P3V3
HRESET
0 R11
Figure 5-10. HRESET Push-Button (S1) Schematic
Figure 5-11. HRESET Push-Button (S1)
www.ti.com Setup
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 11
Copyright © 2020 Texas Instruments Incorporated

5.1.4 S6 SPI MISO Pull Down Button
S6 is located on the top right corner of the EVM. This push button switch holds the SPI Miso line to GND. This
button is to be used when booting the device. If this button is pressed when the device is booting, the TPS65988
does not load its configuration from the SPI Flash, but instead boots into a default ROM configuration.
Figure 5-12. SPI-MISO Pull Down Switch
5.1.5 S3: FTDI® Enable and Disable
The dip switch, S3, has 4 switches. The switches labeled 3.3V (switch 3) and 5V (switch 4) pass the supply from
the FTDI board micro-B receptacle from the BoosterPack header (J6) and vice versa. The Force Enable (switch
1 and switch 2) switch controls the reset on the FTDI device. When switch 1 is closed, the FTDI is held in reset
until the TPS65988 has successfully loaded the firmware. When switch 2 is closed, the FTDI can be reset
externally by pin 8 on the FTDI board header J7. By default, all switches are opened and in the upward position.
Figure 5-13 highlights these features.
GND
0R203DNP0R206DNP
0R212
0R215
0R218
0R222
0R204DNP0R207DNP0R209DNP
0R219
0R223
1.00k
R195
F_SPI_CLK
F_I2C_IRQ2
F_I2C_SCL2
F_I2C_SDA2
F_SYSTEM_3V3
F_SYSTEM_3V3
F_5V_VBUS
F_SWD_CLK
F_SWD_DATA
F_C_UART_RX
F_C_UART_TX
1
3
5 6
4
2
7
9 10
8
1211
1413
1615
1817
2019
J6
63
1 8
2 7
54
S3
F_RESETN RESETN
F_I2C_IRQ1
White
1 2
D26
10.0k
R314 GND
3
1
2
Q28
I2C1_SCL
I2C1_SDA
Figure 5-13. FTDI® Dip Switch (S3) Schematic
Setup www.ti.com
12 TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

Figure 5-14. FTDI® Dip Switch (S3)
5.1.6 S2: SPI , I2C, and BusPowerZ Configurations
The TPS65988EVM has a dip switch (S2) that can be used to configure the I2C addresses and BusPower
settings of the device. Switch1 through Switch3 are used to set the I2C address of the TPS65988 by adjusting
the voltage divider seen at ADCIN2. Refer to the TPS65988 datasheet to see the different I2C address
configurations. The default switch setting for Switch 1 through switch 3 is open, resulting in a 0x38 I2C address.
Switch4 through Switch6 adjusts the BusPowerZ setting by adjusting the voltage divider on ADCIN1. Refer to the
TPS65988 datasheet to see the different BusPowerZ configurations. Figure 5-15 highlights the default switch
setting of S2.
www.ti.com Setup
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 13
Copyright © 2020 Texas Instruments Incorporated

Figure 5-15. I2C and BusPower DIP Switch (S2)
Figure 5-16. I2C DIP Switch (S2) Schematic
5.1.7 J1: Barrel Jack Power Connector
The barrel jack power connector accepts a 19-V to 20-V DC supply. A standard Dell or HP notebook adapter (or
similar adapter) provides the required power. This input provides the PP_HV power rail 19-V to 20-V for high
power PD contracts up to 60 W per port or 120 W, total. An appropriate power adapter greater than 120 W must
Setup www.ti.com
14 TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

be used for high-power PD. For example, the Dell® 130-W Part Number: 492-BBGP. Figure 5-17 highlights these
features.
WARNING
The barrel jack input is high voltage.
SYS_PWR
100k
R71
D2
GND
SENSE 1
GND
4
POWER 2
POWER 3 GND
5
SHIELD
6SHIELD
7SHIELD
8SHIELD
9
J1
JPD1135-509-7F
GND
SYS_PWR
TP5
11.0k
R74
GND
Figure 5-17. Barrel Jack (J1) Schematic
Figure 5-18. Barrel Jack (J1)
www.ti.com Setup
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 15
Copyright © 2020 Texas Instruments Incorporated

5.1.8 Barrel Jack Detect
The TPS65988EVM is capable of requesting a power role swap when the barrel jack is connected on an EVM
that is currently bus-powered. The barrel jack voltage is sensed by a comparator, which drives GPIO1
(BJ_DETECT) on the TPS65988. By default, the Barrel Jack Detect is not enabled. To enable Barrel Jack Detect
place R109 and refer to the TPS65988 Utilities Tool User Guide and TPS65988 Firmware User Guide. Figure
5-19 highlights these features.
3
4
1
6
2
V+
V-
5
U10
TLV3012AIDCKR
560k
R115
DNP
39k
R112
DNP
GND
GND
Hysterisis
Vh 1.376V
Vl 1.16V
100k
R107
15.0k
R111
GND
Good @ 11.2V
!Good @9.5V
22pF
C85
GND
0
R108
0.1µF
C80
BJ_DETECT
0 R109
DNP
Figure 5-19. Barrel Jack Detect Schematic
5.1.9 USB Type B Connector (J11)
J11 is the Type-B connection to the PC for testing USB 2.0 or USB 3.0 functionality. A Type-A to Type-B cable
can be used to connect the EVM to the USB port on a computer. This connector provides the USB data to the
USB HUB on the TPS65988EVM. Figure 5-20 through Figure 5-22 highlight these features.
Figure 5-20. USB Type-B Receptacle (J11) Schematic
TUSB546
TUSB546
DisplayPort
Source
Receptacle
LNA
LNB
LNC
LND
DP0
DP1
DP2
DP3
Port A
Port B
DP0
DP1
DP2
DP3
BDP0
BDP1
BDP2
BDP3
DP0
DP1
DP2
DP3
ADP0
ADP1
ADP2
ADP3
TUSB546
Copyright © 2017, Texas Instruments Incorporated
Figure 5-21. USB (J11) Block Diagram
Setup www.ti.com
16 TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

Figure 5-22. USB Type-B Receptacle (J11)
www.ti.com Setup
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 17
Copyright © 2020 Texas Instruments Incorporated

5.1.10 USB Type-C™Connector (J2)
The TPS65988EVM has two full feature USB Type-C receptacles (port A/B) and routes VBUS, SSTX and SSRX
pairs, SBU1 and SBU2 pairs, and D+ and D– signals. The TPS65988 device can be used in self-powered and
bus-powered configurations for added flexibility. When self-powered, the EVM can provide up to 60 W (20 V, at 3
A) of power per port via the internal high voltage power path. The EVM is also capable of sinking 100 W (20 V, at
5 A) of power via the external power path. The internal power path is used for sourcing power and the external
power path is used for sinking power. Figure 5-23 and Figure 5-24 highlight these features.
Figure 5-23. USB Type-C™ Receptacles (J2) Schematic
Figure 5-24. USB Type-C™ Receptacles (J2)
Setup www.ti.com
18 TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated

5.1.11 USB Micro B Connector (J9)
J9, the micro-B receptacle connects the FTDI to the PC for the TPS65988 Customization GUI. Use a standard
USB micro-B to Type-A cable to make this connection. The Debug Board Enable LED turns on when VBUS is
present on the FTDI board. Figure 5-25 and Figure 5-26 highlight these features.
GND
GND
26 ohmL7
0.01µF
C143
F_5V_VBUS
F_USB_D_P
F_USB_D_N
D16 D17
GND GND
VBUS 1
D- 2
D+ 3
ID 4
GND 5
67 8
11
10
9
J9
Figure 5-25. USB Micro-B Receptacle (J9) Schematic
Figure 5-26. USB Micro-B Receptacle (J9)
www.ti.com Setup
SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
TPS65988 Evaluation Module 19
Copyright © 2020 Texas Instruments Incorporated

5.1.12 TP13 (5 V), TP8 (3.3 V), and TP12 (1.2 V)
Use the TP13, TP8, and TP12 test points to measure the output voltage of the onboard DC/DC converters.
These DC/DC converters produce the required voltage rails for full functionality of the EVM including power
delivery, powering internal and external circuits, and so forth. These test points allow the user to verify the
system supplies on the TPS65988EVM. LDO_1V8 is internally generated for internal circuitry. Use P3V3 to
supply VIN_3V3 which then supplies LDO_3V3. Also, use LDO_3V3 as a low-power output for external flash
memory. In bus-powered conditions, or self-powered conditions, P3V3 and LDO_3V3 are active. P3V3 has the
ability to operate at 4 V to compensate for IR drop through the USB Type-C cable. The P5V supply can operate
at 4.5 V at 100% duty cycle, but it is intended to supply the 5 V at 3 A when the barrel jack or system power is
connected to the EVM. P5V powers PP_CABLE for both ports as well as the VBUS current sense IC for both
ports. Figure 5-27 highlights these test points.
Figure 5-27. TP13 (5 V), TP8 (3.3 V), and TP12 (1.2 V)
5.1.13 Aardvark™ Connector (J10)
This connector matches the Total Phase® Aardvark that allows the user to access the I2C and SPI pins on the
TPS65988EVM using the SPI, I2C master, or both capabilities. Figure 5-28 and Figure 5-29 highlight theses
features.
Note
The FT4232 loads the I2C or SPI pins when powered. TI recommends leaving the FT4232 in reset by
having the Force Enable switches (switch 1 and switch 2) in the disabled (up) position.
Setup www.ti.com
20 TPS65988 Evaluation Module SLVUB62B – JUNE 2017 – REVISED NOVEMBER 2020
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated