NI sbRIO-961 series User manual

NI SINGLE-BOARD RIO QUICK REFERENCE
sbRIO-961x/963x/964x
Go to ni.com/info and enter the info code sbriodocs to locate the user guide for this product.
15 10 12
1314
8
18
17
56
7
9
11
34
12
16
1 J10, Connector for C Series Module
2 J7, Analog I/O Connector
3J9, Connector for C Series Module
4 J6, 24 V Digital Input (sbRIO-964xOnly)
5J8, Connector for C Series Module
6 J5, 24 V Digital Output (sbRIO-964xOnly)
7P4,3.3V Digital I/O
8Backup Battery
9P2,3.3V Digital I/O
10 J2, RJ-45 Ethernet Port
11 J1, RS-232 Serial Port
12 DIP Switches
13Reset Button
14 P1, Ground Lug
15 LEDs
16 J3, Power Connector
17 P3, 3.3V Digital I/O
18P5, 3.3V Digital I/O
Signal Pairs for Differential AI on J7
Channel Signal+ Signal– Channel Signal+ Signal–
0AI0 AI8 16 AI16 AI24
1AI1 AI9 17 AI17 AI25
2AI2 AI10 18 AI18 AI26
3AI3 AI11 19 AI19 AI27
4AI4 AI12 20 AI20 AI28
5AI5 AI13 21 AI21 AI29
6AI6 AI14 22 AI22 AI30
7AI7 AI15 23 AI23 AI31
Status LED
# of Flashes Indication
1IP unconfigured
2Software installation error
3Safe mode on
4Check RT VI
Solid or
continuously flashing
Check network and DHCP or contact NI
Enabling Console Out on J1 (Serial Port)
1. Turn DIP switch 2 on.
2. Connect null-modem cable.
3. Configure host settings.
• 9,600 bps
• Eight data bits
• No parity
• One stop bit
• No flow control

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation.
Refer to the Terms of Use section on ni.com/legal for more information about National
Instruments trademarks. Other product and company names mentioned herein are trademarks or trade
names of their respective companies. For patents covering National Instruments products, refer to the
appropriate location: Help»Patents in your software, the patents.txt file on your media, or
ni.com/patents.
© 2008 National Instruments Corporation. All rights reserved. 375062A-01 Aug08
Port7/DIO4
D GND
D GND
D GND
D GND
Port8/DIOCTL
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
Port9/DIOCTL
D GND
D GND
D GND
D GND
D GND
5V
D GND
5V
D GND
D GND
Port7/DIO6
Port7/DIO7
Port8/DIO9
Port8/DIO0
Port8/DIO1
Port8/DIO2
Port7/DIO5
Port7/DIO8
Port8/DIO3
Port8/DIO4
Port8/DIO5
Port8/DIO6
Port8/DIO7
Port8/DIO8
Port9/DIO9
Port9/DIO0
Port9/DIO1
Port9/DIO2
Port9/DIO3
Port9/DIO4
Port9/DIO5
Port9/DIO6
Port9/DIO7
Port9/DIO8
50 49
48 47
46 45
44 43
42 41
40 39
38 37
36 35
34 33
32 31
30 29
28 27
26 25
24 23
22 21
20 19
18 17
16 15
14 13
12 11
10 9
87
65
43
21
AI0
AI9
AI GND
AI10
AI3
AI4
AI13
AI GND
AI14
AI7
AI16
AI25
AI GND
AI26
AI19
AI20
AI29
AI GND
AI30
AI23
AO GND
AO GND
AO GND
AO GND
AI GND
AI GND
AI1
AI2
AI GND
AI12
AI5
AI6
AI8
AI11
AI15
AI GND
AI24
AI17
AI18
AI27
AI GND
AI28
AI21
AI22
AI31
AI SENSE
AO3
AO2
AO1
AO0 5049
4847
4645
4443
4241
4039
3837
3635
3433
3231
3029
2827
2625
2423
2221
2019
1817
1615
1413
1211
109
87
65
43
21
Port5/DIOCTL
Port5/DIO9
5V
D GND
5V
D GND
D GND
D GND
D GND
D GND
Port6/DIOCTL
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
Port5/DIO1
Port5/DIO2
Port5/DIO4
Port5/DIO5
Port5/DIO6
Port5/DIO7
Port5/DIO0
Port5/DIO3
Port5/DIO8
Port6/DIO9
Port6/DIO0
Port6/DIO1
Port6/DIO2
Port6/DIO3
Port6/DIO4
Port6/DIO5
Port6/DIO6
Port6/DIO7
Port6/DIO8
Port2/DIO4
Port2/DIO5
Port2/DIO6
Port2/DIO7
Port2/DIO8
50 49
48 47
46 45
44 43
42 41
40 39
38 37
36 35
34 33
32 31
30 29
28 27
26 25
24 23
22 21
20 19
18 17
16 15
14 13
12 11
10 9
87
65
43
21 Port0/DIOCTL
Port0/DIO9
5V
D GND
5V
D GND
D GND
D GND
D GND
D GND
Port1/DIOCTL
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
Port2/DIOCTL
D GND
D GND
D GND
D GND
D GND
Port0/DIO1
Port0/DIO2
Port0/DIO4
Port0/DIO5
Port0/DIO6
Port0/DIO7
Port0/DIO0
Port0/DIO3
Port0/DIO8
Port1/DIO9
Port1/DIO0
Port1/DIO1
Port1/DIO2
Port1/DIO3
Port1/DIO4
Port1/DIO5
Port1/DIO6
Port1/DIO7
Port1/DIO8
Port2/DIO9
Port2/DIO0
Port2/DIO1
Port2/DIO2
Port2/DIO3
50 49
48 47
46 45
44 43
42 41
40 39
38 37
36 35
34 33
32 31
30 29
28 27
26 25
24 23
22 21
20 19
18 17
16 15
14 13
12 11
10 9
87
65
43
21
1
2
3
4
1 FPGA
2 USER
3 POWER
4 STAT U S
AMP 0650
1-5435802-7
OFF
Pin 1 Pin 5
Pin 6 Pin 9
Port7/DIOCTL
Port7/DIO9
D GND
D GND
D GND
Port3/DIOCTL
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
Port4/DIOCTL
D GND
D GND
D GND
D GND
D GND
5V
D GND
5V
D GND
D GND
Port7/DIO1
Port7/DIO2
Port3/DIO9
Port3/DIO0
Port3/DIO1
Port3/DIO2
Port7/DIO0
Port7/DIO3
Port3/DIO3
Port3/DIO4
Port3/DIO5
Port3/DIO6
Port3/DIO7
Port3/DIO8
Port4/DIO9
Port4/DIO0
Port4/DIO1
Port4/DIO2
Port4/DIO3
Port4/DIO4
Port4/DIO5
Port4/DIO6
Port4/DIO7
Port4/DIO8
50 49
48 47
46 45
44 43
42 41
40 39
38 37
36 35
34 33
32 31
30 29
28 27
26 25
24 23
22 21
20 19
18 17
16 15
14 13
12 11
10 9
87
65
43
21
DI0
DI2
DI4
DI6
DI8
DI10
DI12
DI14
DI16
DI18
DI20
DI22
DI24
DI26
DI28
DI30
D GND
D GND
DI3
DI5
DI9
DI11
DI13
DI15
DI1
DI7
DI17
DI19
DI21
DI23
DI25
DI27
DI29
DI31
34 33
32 31
30 29
28 27
26 25
24 23
22 21
20 19
18 17
16 15
14 13
12 11
10 9
87
65
43
21
DO31
DO30
DO29
DO28
DO27
DO26
DO25
DO24
Vsup
Vsup
DO23
DO22
DO21
DO20
DO19
DO18
DO17
DO16
D GND
DO15
DO14
DO13
DO12
DO11
DO10
DO9
DO8
Vsup
Vsup
DO7
DO6
DO5
DO4
DO3
DO2
DO1
DO0
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
C
V
1 SAFE MODE
2 CONSOLE OUT
3 IP RESET
4 NO APP
5 USER1
6 NO FPGA