Texas Instruments TAS2770 User manual

1
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
User's Guide
SLOU497–October 2017
TAS2770 Stereo Evaluation Module
This user’s guide describes the characteristics, operation, and use of the TAS2770EVM-STEREO
Reference Board. A complete schematic diagram, printed-circuit board layouts, and bill of materials are
included in this document.
Contents
1 Description ................................................................................................................... 2
2 Specifications ................................................................................................................ 2
3 Software ...................................................................................................................... 2
4 Stereo Setup ................................................................................................................. 2
5 Mono Setup .................................................................................................................. 4
6 Multi-Channel Setup ........................................................................................................ 5
7 Digital Audio Interfaces ..................................................................................................... 6
8 Hardware Documentation .................................................................................................. 9
List of Figures
1 TAS2770EVM-STEREO Stereo Configuration .......................................................................... 3
2 Playback Device Settings................................................................................................... 3
3 Thesycon Driver Control Panel ........................................................................................... 4
4 TAS2770EVM-STEREO Mono Configuration............................................................................ 5
5 Multi-Channel Setup ........................................................................................................ 6
6 USB Audio Input Configuration ........................................................................................... 7
7 AP/PSIA Input Configuration .............................................................................................. 8
8 Schematic: XMOS USB Controller ........................................................................................ 9
9 Schematic: Input Multiplexing and Level Shift.......................................................................... 10
10 Schematic: External Input / Output Routing ............................................................................ 11
11 Schematic: TAS2770 Channel 1 Control................................................................................ 12
12 TAS2770 Channel 2 Control.............................................................................................. 13
13 On-Board Power............................................................................................................ 14
14 PCB: Top Silkscreen....................................................................................................... 15
15 PCB: Top Solder Mask.................................................................................................... 16
16 PCB: Top Copper .......................................................................................................... 17
17 PCB: Copper Layer 2...................................................................................................... 18
18 PCB: Copper Layer 3...................................................................................................... 19
19 PCB: Bottom Copper ...................................................................................................... 20
20 PCB: Bottom Solder Mask ................................................................................................ 21
21 PCB: Bottom Silk Screen.................................................................................................. 22
List of Tables
1 Reference Board Specifications .......................................................................................... 2
2 TAS2770 Reference Board Bill of Materials ........................................................................... 23

Description www.ti.com
2SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Trademarks
1 Description
The TAS2770 is a mono digital input Class-D audio amplifier optimized for efficiently driving high
peak power into small loudspeakers. The Class-D amplifier is capable of delivering 18.3 W of peak
power into a 4 Ωload while sustaining 1 % THD+N at a battery voltage of 13.8 V. Integrated
speaker voltage and current sense provides for real time monitoring of loudspeaker behavior. Up to
eight devices can share a common bus via either I2S/TDM + I2C or SoundwireSM interfaces. Two
PDM inputs are provided for low latency playback or sensor aggregation.
The TAS2770EVM-STEREO supports evaluation and development with the TAS2770 device
through the following interfaces:
• USB interface
– TAS2770 control through PurePath™ Console 3 (PPC3) GUI, USB-HID
– USB-class audio device, compatible with Microsoft® Windows® 7+
• Digital audio AP and PSIA interface through 100-mil headers
• I2C interface for TAS2770 control
• SoundwireSM interface for TAS2770 control
2 Specifications
Table 1. Reference Board Specifications
Amplifier power supply (VBAT) 4.5 V to 16 V
EVM power supply 4.5 V to 16 V
IO power supply (IOVDD) 1.65 V to 1.95 V
Output Power 18.3 W
USB, USB class-audio Micro-USB B
3 Software
The TAS2770EVM-STEREO can be easily configured with PurePath ™ Console 3 running the
TAS2770 plug-in.
Please refer to the TAS2770 PurePath Console User’s guide for detailed descriptions of the software
features.
NOTE: The evaluation driver currently distributed for use with this EVM will periodically inject a tone
into the data stream. This behavior is intentional for this version of the driver. Legal
procurement of the full release version of this driver is in process which will resolve this
issue. As soon as it is available it will be provided to the end user.
4 Stereo Setup
1. Install PurePath™ Console 3 with the TAS2770EVM-STEREO plug-in
2. Connect the first speaker to J10 on the EVM. Alternatively, J23 and J24 can be used for speaker
connections.
3. Connect a second speaker to J29 on the EVM. Alternatively, J28 and J30 can be used for speaker
connections.
4. Attach a power supply to connector J9. There is also an alternate barrel jack connector (J19) adjacent
to this connector.
5. Set jumper J13 to select the desired I2C address for channel 1.
6. Set jumper J31 to select the desired I2C address for channel 2.

www.ti.com Stereo Setup
3
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
7. Connect the EVM to a Windows® 7+ PC with a micro-USB cable (J16).
Figure 1. TAS2770EVM-STEREO Stereo Configuration
8. Verify that the EVM is the default playback device by opening the sound dialog from the Windows®
Control Panel as shown in Figure 2.
Figure 2. Playback Device Settings
9. Set the sampling rate using the Windows® setting by opening Properties > Advanced. The
TAS2770EVM-STEREO supports 44.1 KHz and 48KHz sampling rates.

Mono Setup www.ti.com
4SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
10. Set the bit depth as desired using the Thesycon Control Panel accessible from the system tray shown
in Figure 3.
11. Proceed to configure the device using PPC3.
Figure 3. Thesycon Driver Control Panel
Please refer to Figure 8 for default jumper settings.
5 Mono Setup
1. Install PurePath™ Console 3 with the TAS2770EVM-STEREO plug-in
2. Connect the first speaker to J10 on the EVM. Alternatively, J23 and J24 can be used for speaker
connections.
3. Attach a power supply to connector J9. There is also an alternate barrel jack connector (J19) adjacent
to this connector.
4. Set jumper J13 to select the desired I2C address for channel 1.
5. Connect the EVM to a Windows® 7+ PC with a micro-USB cable (J16).

www.ti.com Multi-Channel Setup
5
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 4. TAS2770EVM-STEREO Mono Configuration
6. Verify that the EVM is the default playback device by opening the sound dialog from the Windows®
Control Panel as shown in Figure 2.
7. Set the sampling rate using the Windows® setting by opening Properties > Advanced. The
TAS2770EVM-STEREO supports 44.1 KHz and 48KHz sampling rates.
8. Set the bit depth as desired using the Thesycon Control Panel accessible from the system tray shown
in Figure 3.
9. Proceed to configure the device using PPC3.
6 Multi-Channel Setup
1. Install PurePath™ Console 3 with the TAS2770EVM-STEREO plug-in
2. Connect up to 4 TAS2770EVM-STEREOs together using connectors J5 and J7.
3. Attach a power supply to each board.
4. The leftmost board should have jumpers set to match the Stereo configuration. On all other boards
insert a jumper on J2 and J6. See Figure 5 for details.
5. Set Jumpers J13 and J31 on each board to a unique address.
6. Configure the sampling rate and bit depth as discussed in Mono Setup steps 6-8.
7. Proceed to configure the device using PPC3.
8. Connect the leftmost EVM to a Windows® 7+ PC with a micro-USB cable (J16).

Digital Audio Interfaces www.ti.com
6SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 5. Multi-Channel Setup
7 Digital Audio Interfaces
The various digital audio interfaces on the TAS2770 Reference Board can be selected through hardware
settings and software settings. Several headers close to the TAS2770 device allow access to the following
digital audio signals:
• I2S Data out(SDOUT) from the TAS2770 (for example, current and voltage sense data)
• I2S Data in(SDIN) to the TAS2770
• I2S Word clock or fram sync(FSYNC)
• I2S Bit clock(SBCLK)
• PDM Clock (PDMCLK0) – optional input source for TAS2770
• PDM Clock (PDMCLK1) – optional input source for TAS2770
• PDM Data (PDMD0) – optional input source for TAS2770
• PDM Data (PDMD1) – optional input source for TAS2770
• I2C Clock (SCLK)

www.ti.com Digital Audio Interfaces
7
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
• I2C Data (SDA)
TAS2770 can be configured for SoundwireSM Mode as well:
• SoundwireSM clock - SBCLK
• SoundwireSM data - SDOUT
• SoundwireSM address – SDA
• SoundwireSM address – FSYNC
• SoundwireSM address – SCL
A jumper inserted in the SW slot of J13 sets the TAS2770 to SoundwireSM mode. Then J11 can be
set as desired to configure the device address.
The selection between USB (internal) and External inputs is controlled by jumpers J2 and J6.
These jumpers set TDM and I2C respectively.
7.1 Digital Audio Interface Selection
7.1.1 USB
The TAS2770 Reference Board contains an XMOS microcontroller that acts as a USB HID and USB-
class audio interface. To select USB, remove jumpers J6 and J2. Insert a jumper in J12. This is shown
in Figure 6.
Figure 6. USB Audio Input Configuration
7.1.2 Direct (AP/PSIA)
Insert a jumper on J2 and connect the external digital audio source (for example AP or PSIA) to the
external input header pin. The odd numbered pins on this header provide a ground for each signal.
This is shown in Figure 9. Note that the jumper setting for J1 must reflect the logic level of the external
source.

Digital Audio Interfaces www.ti.com
8SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 7. AP/PSIA Input Configuration

GND
1.0V
0.1µF
16V
C56
GND
1.0V
0.1µF
16V
C55
GND
1.0V
0.1µF
16V
C47
GND
1.0V
0.1µF
16V
C48
GND
1.0V
0.1µF
16V
C49
GND
1.0V
0.1µF
16V
C50
GND
1.0V
0.1µF
16V
C51
GND
1.0V
0.1µF
16V
C52
GND
1.0V
0.1µF
16V
C53
GND
1.0V
0.1µF
16V
C54
GND
1.0V
0.1µF
16V
C57
GND
1.0V
0.1µF
16V
C58
GND
1.0V
0.1µF
16V
C59
GND
1.0V
0.1µF
16V
C60
3.3V 1.0V
3.3V
1.0V
GND
4.7
R23
0.1µF
C42
GND
X-SDZ_CTRL
X-SDZ
IRQZ-3.3V
X-QSPI-CS
1.0k
R16
2.2k
R17
2.2k
R18
3.3V 3.3V 3.3V
GND
0.1µF
16V
C32
3.3V
GND
0.1µF
16V
C40
3.3V
GND
0.1µF
16V
C35
3.3V
GND
0.1µF
16V
C19
1.8V
X-SDA
X-SCL
GND
0.1µF
16V
C34
3.3V
GND
0.1µF
16V
C18
1.8V
GND
0.1µF
16V
C33
3.3V
GND
0.1µF
16V
C20
1.8V
GND
0.1µF
16V
C28
3.3V
GND
0.1µF
16V
C22
3.3V
GND
0.1µF
16V
C29
3.3V
GND
0.1µF
16V
C30
3.3V
GND
0.1µF
16V
C26
3.3V
GND
0.1µF
16V
C27
3.3V
GND
0.1µF
16V
C25
3.3V
GND
0.1µF
16V
C24
3.3V
GND
0.1µF
16V
C23
3.3V
GND
0.1µF
16V
C31
3.3V
GND
0.1µF
16V
C43
3.3V
GND
0.1µF
16V
C44
3.3V
GND
0.1µF
16V
C45
3.3V
X-DOUT
X-BCLK
X-LRCK
X-SDA
X-SCL
X-SDZ
X-SDZ_CTRL
I2C
I2S
SHUTDOWN
X-DIN
TO
MUXES
AND
TRANSLATORS
VDDIOL
6
VDD 11
VDDIOL
14
VDD 16
VDD 17
VDDIOL
19
VDD 24
VDDIOL
29
VDD 36
VDD 41
VDDIOL
42
VDDIOR
52
VDD 56
VDD 60
NC
65
VDDIOR
67
VDD 73
VDDIOR
78
VDD 80
VDD 81
VDDIOR
83
VDD 87
VDDIOR
92
VDD 101
VDD 102
PLL_AVDD 103
PLL_AGND 104
OTP_VCC
105
VDDIOT
110
VDDIOT
111
VDD 120
USB_VDD33
44
USB_VDD 49
NC
50
VDD 126
PAD 129
U5E
XEF216-512-TQ128-C20
X1D35 13
X1D36 15
X1D37 18
X1D38 20
X1D18 25
X1D19 26
X1D14 51
X1D15 53
X1D20 54
X1D21 55
X1D02 72
X1D03 74
X1D04 75
X1D05 76
X1D06 77
X1D07 79
X1D08 82
X1D09 84
X1D00 85
X1D01 86
X1D41 107
X1D42 108
X1D43 109
X1D40 106
X1D26 112
X1D27 113
X1D28 114
X1D29 115
X1D30 116
X1D31 117
X1D32 118
X1D33 119
X1D39 21
X1D16 22
X1D17 23
X1D10 121
X1D11 122
U5B
XEF216-512-TQ128-C20
GND
USB-DP
USB-DM
USB-ID
VBUS-IN
L2 43.2
R29
GND
100k
R28
0.1µF
C61
GND GND
USB_ID
43 USB_VBUS
45
USB_DP
46
USB_DM
47
USB_RTUNE
48
U5C
XEF216-512-TQ128-C20
VBUS 1
D- 2
D+ 3
ID 4
GND 5
6
7
8
9
J16
USB
X0D36 3
X0D37 4
X0D38 5
X0D39 7
X0D40 8
X0D41 9
X0D42 10
X0D43 12
X0D01 27
X0D10 28
X0D00 30
X0D04 31
X0D11 32
X0D05 33
X0D06 34
X0D07 35
X0D02 37
X0D03 38
X0D08 39
X0D09 40
X0D14 57
X0D15 58
X0D20 59
X0D21 61
X0D12 62
X0D13 63
X0D22 64
X0D23 66
X0D16 68
X0D17 69
X0D18 70
X0D19 71
X0D24 88
X0D25 89
X0D34 90
X0D35 91
X0D26 93
X0D27 94
X0D32 95
X0D28 96
X0D33 97
X0D29 98
X0D30 99
X0D31 100
U5A
XEF216-512-TQ128-C20
X-SPI-SS0
X-SPI-SS1
X-SPI-SS2
X-SPI-SS3
47k
R19
3.3V
47k
R20
3.3V
47k
R21
3.3V
47k
R22
3.3V
10k
R5
3.3V
10k
R46
3.3V
10k
R45
3.3V
IRQ
IRQZ-3.3V
IRQZ-3.3V
3.3V
Blue
D3
USB RDY
680
R6
10.0k
R9
GND-USB
2.2µF
C3
GND
X-TCK
X-TMS
X-TDO
X-TDI
X-TRSTN
VDD
4
OE/STANDBY
1GND 2
OUT 3
24MHz
Y1
3.3V
3.3V
1A
1
GND
2
2A
32Y 4
VCC 5
1Y 6
U9
SN74LVC2G07DSFR
0
R30
TRST
123
RST
124 CLK
125
TMS
127 TCK
128
TDO
1TDI
2
XEF216-512-TQ128-C20
U5D
X-RSTN
X-TCK
X-TMS
X-TDO
X-TDI
3.3V
GND
3.3V
GND
X-24M
XIN/CLK
1
S0
2
VDD
3
VCTRL
4
GND 5
VDDOUT 6
VDDOUT 7
Y3 8
Y2 9
GND 10
Y1 11
SCL/S2
12 SDA/S1
13
XOUT
14
U14
CDCE913PWR
GND
1.8V 3.3V
X-SDA
X-SCL
GND
VCCA
1
A1
2
A2
3
GND 5
B2 6
B1 7
OE
4
VCCB 8
U8
SN74AVC2T244DQMR
GND GND
3.3V 1.8V
ENABLE
1
GND 2
SENSE
3
SENSE_OUT 4
CT
5
VCC
6
U7
TPS3897ADRYR
3.3V
25.5k
R24
1.0V
51.0k
R31
10.0k
R25
3.3V
470pF
C4
GND
GND
GND
10.0k
R26
10.0k
R27
10.0k
R8 33.2
R57 X-24M
GND
0.1µF
16V
C1
GND
0.1µF
16V
C2
1.8V 1.8V
X-MCLK
X-BCLK
X-MCLK
X-MCLK
33.2R56
33.2R58
33.2R7
33.2R32
33.2R33
33.2R55
33.2R54
X-TCK
X-TMS
X-TDO
X-TDI
X-TRSTN
1
2
3
4
5
6
J17
JTAG
GND
GND
0.1µF
16V
C104
3.3V
www.ti.com Hardware Documentation
9
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
8 Hardware Documentation
8.1 TAS2770EVM-STEREO Schematics
Figure 8. Schematic: XMOS USB Controller

FSYNC
SCL
SDA
SDZ
I2S
SDZ
33.2
R2
>
X-SCL
X-SCL
X-SDA
X-BCLK
XMOS
X-BCLK
X-LRCK
X-DOUT
FSYNC
S1
1B1
2
1B2
31A 4
2B1
5
2B2
6
GND
8
3A 9
3B2
10 3B1
11
4A 12
4B2
13 4B1
14
2A 7
OE 15
VCC 16
U17
SN74CB3Q3257DGVR
3.3V
GND
GND
I2C/SHUTDOWN SOURCE SELECT
10.0k
R44
OUT=INTERNAL
IN=EXTERNAL
S1
1B1
2
1B2
31A 4
2B1
5
2B2
6
GND
8
3A 9
3B2
10 3B1
11
4A 12
4B2
13 4B1
14
2A 7
OE 15
VCC 16
U12
SN74CB3Q3257DGVR
3.3V
GND
GND
TDM SOURCE SELECT
>
>
10.0k
R41
GND
OUT=INTERNAL
IN=EXTERNAL
33.2R38
33.2
R39
33.2
R40
J6
I2C-SEL
3.3V
J2
TDM-SEL
3.3V
GND
X-SDZ
>
>
>
>
>
>
3.3V-1.8V TRANSLATORS (Lev el Shifters)
FSYNC-XLTR
GND
Vcc
SDOUT-XLTR
DIR1
15
DIR2
16
A1
1
A2
2
A3
3
A4
4
DIR3
5
DIR4
6
OE
7GND 8
B4 9
B3 10
B2 11
B1 12
VCCB 13 VCCA
14
U11
SN74AVC4T774RSVR
1.8V
GND
SBCLK-XLTR
>
>
>
>
>
>
>
>
SDZ-XTLR
1
2
3
4
5
U18
LVC1G125
1.8V
GND
XMOS
EXT-IN
SBCLK-EXTIN
SCL-EXTIN
SDA-EXTIN
SBCLK-EXTIN
FSYNC-EXTIN
SDIN-EXTIN
FSYNC-EXTIN
SDIN-EXTIN
X-SDZ
>
X-SDA
SCL-EXTIN
EXT-IN
SDA-EXTIN
I2C
I2S
X-LRCK >
X-DOUT >
SHUTDOWN
XMOS
EXT-IN
SDZ-EXTIN
SDZ-EXTIN >
SDZ-XTLR
SCL-XLTR
SDA-XLTR
I2C
SHUTDOWN
>>
> >
TO DUT
EXT-OUT
AND
TO DUT AND
EXT-OUT
TO DUT AND EXT-OUT
>
>
>
1.8V
SCL
SDA
3.3V
GND
SDA_B
1
GND
2VCCA 3
SDA_A 4
SCL_A 5
OE 6
VCCB 7
SCL_B
8
U15
TCA9406DCUR
10k
R43
SCL-XLTR
SDA-XLTR
X-SDZ_CTRL >
0.1µF
16V
C5
GND
Vcc
SBCLK
33.2
R1 SBCLK
SDIN
33.2
R3 SDIN
GND
0.1µF
16V
C36
GND
0.1µF
16V
C37
1.8V 1.8V
SDZ-CTRL >
SDZ-CTRL
X-SDZ_CTRL
>
10.0k
R59
3.3V
Hardware Documentation www.ti.com
10 SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 9. Schematic: Input Multiplexing and Level Shift

GND
SBCLK-EXTIN
FSYNC-EXTIN
SDIN-EXTIN
SDOUT
SCL-EXTIN
SDA-EXTIN
SDZ-EXTIN
IRQZ
INPUT HEADER
0.1µF
16V
C8
GND
3.3V
0.1µF
16V
C9
GND
3.3V
0.1µF
16V
C10
GND
3.3V
(EXT) GND
2
1
4
5
3
U16
SN74LV1T126DCKR
GND
Blue
D2
IRQ
360
R42
3.3V
IRQZ LED
SDIN-EXTOUT
SDOUT
SBCLK-EXTOUT
FSYNC-EXTOUT
SDA-EXTOUT
SDZ
IRQZ
>
<
SDZ
IRQZ
SCL-EXTOUT
<
>
0.1µF
16V
C11
GND
3.3V
1.8V
47kR34
GND
2.2kR36
1.8V
IRQZ Pullup
SDZ Control
J3
SDZ
10.0kR37
IRQZ
SDZ
>
>
>
<
CONTROL
SDZ-EXTIN
SCL-EXTIN
I2C
SDA-EXTIN
I2S
SBCLK-EXTIN
FSYNC-EXTIN
SDIN-EXTIN
OUTPUT HEADER
<
>
>
>
SCL
I2C
SDA
SBCLK
FSYNC
SDOUT
I2S
TO MUXES
FROM DUT OR
GND
DIR1 15
DIR2 16
A1 1
A2 2
A3 3
A4 4
DIR3 5
DIR4 6
OE 7 GND
8
B4
9B3
10 B2
11 B1
12
VCCB
13 VCCA 14
U3
SN74AVC4T774RSVR
1.8V
GND
SCL
SDA
3.3V
GND
SDA_B 1
GND 2
VCCA
3
SDA_A
4SCL_A
5
OE
6
VCCB
7
SCL_B 8
U4
TCA9406DCUR
10k
R4
SDA-EXTOUT
SCL-EXTOUT
SDIN-EXTOUT
SBCLK-EXTOUT
FSYNC-EXTOUT
>
>
>
>
SDIN
SDZ
CONTROL
>
>
>
>
IRQZ
LEVEL SHIFTERS
>
VCCA 1
A1 2
A2 3
GND
5
B2
6
B1
7
OE 4
VCCB
8
U6
SN74AVC2T244DQMR
GND
1.8V3.3V
X-DIN
IRQZ-3.3V
SDOUT
IRQZ
TO XMOS
>
GND
1 2 3
J1
Vcc SELECT
Vcc 1.8V3.3V
Vcc
1.8V
3.3V
0.1µF
16V
C6
GND
Vcc
GND
0.1µF
16V
C38
1.8V
J14
X-DOUT
X-DIN
GND
J4
IRQZ
1 2
3 4
5 6
7 8
9 10
11 12
13 14
15 16
J7
INPUT
1
3
56
4
2
7
910
8
12 11
14 13
16 15
J5
OUTPUT
www.ti.com Hardware Documentation
11
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 10. Schematic: External Input / Output Routing

GND
GND GND
1.8V
SBCLK
FSYNC
SDIN
SDOUT
GND
SCL
SDZ
IRQZ
GND
GND
100pF
C85
DNP
DNP
0
R50
GND GND
PDM#1 Header
Soundwire Mode Settings #1
Mode Settings
To
0.1µF
25V
C81
GND
PDMCK0-1
PDMD0-1
PDMD1-1
PDMCK1-1
GND
TP9
VSNS1+
TP10
VSNS1-
1.8V
GND
12
34
56
J11
SW-MODE-SEL
0.1µF
25V
C80
1µF
10V
C79
0.1µF25V
C84
0.1µF25V
C87
1µF
10V
C88
1µF
10V
C89
47k
R14
10.0k
R11
2.2k
R13
470
R12
OUTPUT #1
0
R51
SDIN
SDOUT
SBCLK
FSYNC1
SCL1
SDA1
SDZ
IRQZ
MODE1
100pF
C86
DNP
DNP
22µF
20V
C82
22µF
20V
C83
GND
OUT1+
OUT1-
GND
FSYNC1
SCL1
SDA1
10.0k
R15
10.0k
R53
10.0k
R52
GND
1.8V
0.1µF
16V
C78
GND
3.3V
1 2
3 4
5 6
7 8
J8
PDM1
0.1µF
25V
C63
GND
0.1µF
25V
C62
GND
TP18
DREG1
TP19
AREG1
TP15
AVDD1
TP14
VBAT1
TP16 OUT1P
TP17 OUT1N
TP20
GND
GND
TP21
GND
GND
TP22
GND
GND
TP23
GND
GND
OUTP1
OUTN1
TP24
IOVDD1
GND
0.1µF
25V
C64
J23
OUT1+
J24
OUT1-
AVDD1
IOVDD1
DREG1
AREG1
TDM/Control
Bus
GND
2.2µF
10V
C21
GND
1µF
10V
C46
TP25
PDMD1-1
TP7
SDZ
TP8
IRQZ
TP5 SCL
TP2 FSYNC
1
2 3
4 5
6
7
8 9
10 11
12
13
14 15
J13
MODE1
MODE1
TP12
GND
GND
TP13
GND
GND
BSTP1
BSTN1
I2C-SEL_CTRL
1A
A1 1B B1
1C
B2
GND D1
2A
D2 2B C2
2C
C1
VCC
A2
U2
SN74LVC2G66YZPR
0.1µF
16V
C94
GND
3.3V
3.3V
GND
1A
A1 1B B1
1C
B2
GND D1
2A
D2 2B C2
2C
C1
VCC
A2
U20
SN74LVC2G66YZPR
3.3V
GND
1A
A1 1B B1
1C
B2
GND D1
2A
D2 2B C2
2C
C1
VCC
A2
U21
SN74LVC2G66YZPR
3.3V
SDA
TP6 SDA
3.3V
10.0k
R35
GND
J12
I2C-SEL
0.1µF
16V
C95
GND
3.3V
2 4
5
3
U27
LVC1G14
GND
FSYNC
SCL
SDA
I2C-SEL_CTRL
I2C-SEL_CTRL
I2C-SEL_CTRL
0.1µF
16V
C96
GND
3.3V
To
TDM/Control
Bus
3.3V
TP26
PDMCK0-1
TP27
PDMD0-1
TP28
PDMCK1-1
VBAT
VBAT1
PDMCK0-1
PDMD0-1
PDMD1-1
PDMCK1-1
TP47 SBCLK TP46 SDOUT TP45 SDIN
I2C-SEL_CTRL
TO TAS2772 #2
J10
OUT1
J18
VBAT1
J21
AVDD1
J22
IOVDD1
OUT1+
OUT1-
1µF
25V
C105
GND
SBCLK
13
SCL
23
SDA
22
SD
21
MODE
19
BST_P 4
VBAT 25 AVDD
9
IOVDD
8
DREG 7
OUT_P 3
OUT_N 26
VSNS_P 5
PGND 2
FSYNC
14
SDIN
11
SDOUT
12
PDMCK0
15
PDMD0
16
PDMCK1
17
PDMD1
18
IRQ
20
VSNS_N 6
BST_N 1
AREG 24
GND 10
U1
TAS2770RJQ
Hardware Documentation www.ti.com
12 SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 11. Schematic: TAS2770 Channel 1 Control

GND GND
1.8V
SBCLK
FSYNC
SDIN
SDOUT
SCL
SDZ
IRQZ
GND
GND
100pF
C97
0 R60
GND GND
Soundwire Mode Settings #2
Mode Settings
To
0.1µF
25V
C12
GND GND
1.8V
GND
12
34
56
J27
SW-MODE-SEL
0.1µF
25V
C16
1µF
10V
C7
0.1µF25V
C41
0.1µF25V
C99
1µF
10V
C101
1µF
10V
C103
47k
R68
10.0k
R65
2.2k
R67
470
R66
0 R63SDIN
SDOUT
SBCLK
FSYNC2
SCL2
SDA2
SDZ
IRQZ
PDMD-2
PDMCK-2
MODE2
100pF
C98
22µF
20V
C13
22µF
20V
C14
GND
GND
FSYNC2
SCL2
SDA2
10.0k
R61
10.0k
R62
10.0k
R64
GND
1.8V
0.1µF
16V
C90
GND
3.3V
0.1µF
25V
C100
GND
0.1µF
25V
C102
GND
TP3
DREG2
TP4
AREG2
TP37
AVDD2
TP31
VBAT2
TP38 OUT2P
TP1 OUT2N
TP33
GND
GND
TP34
GND
GND
TP35
GND
GND
TP36
GND
GND
TP32
IOVDD2
GND
0.1µF
25V
C39
AVDD2
IOVDD2
TDM/Control
Bus
GND
2.2µF
10V
C15
GND
1µF
10V
C17
TP42 PDMD-2
1
2 3
4 5
6
7
8 9
10 11
12
13
14 15
J31
MODE2
MODE2
TP29
GND
GND
TP30
GND
GND
I2C-SEL_CTRL
1A
A1 1B B1
1C
B2
GND D1
2A
D2 2B C2
2C
C1
VCC
A2
U23
SN74LVC2G66YZPR
0.1µF
16V
C91
GND
3.3V
3.3V
GND
1A
A1 1B B1
1C
B2
GND D1
2A
D2 2B C2
2C
C1
VCC
A2
U24
SN74LVC2G66YZPR
3.3V
GND
1A
A1 1B B1
1C
B2
GND D1
2A
D2 2B C2
2C
C1
VCC
A2
U25
SN74LVC2G66YZPR
3.3V
SDA
0.1µF
16V
C92
GND
3.3V
2 4
5
3
U26
LVC1G14
GND
FSYNC
SCL
SDA
I2C-SEL_CTRL
I2C-SEL_CTRL
I2C-SEL_CTRL
0.1µF
16V
C93
GND
3.3V
To
TDM/Control
Bus
3.3V
TP41 PDMCK-2
VBAT
VBAT2
OUT2+
OUT2-
OUTP2
OUTN2
DREG2
AREG2
BSTP2
BSTN2
I2C-SEL_CTRL
J26
VBAT2
J20
IOVDD2
J15
AVDD2
1µF
25V
C106
GND
SBCLK
13
SCL
23
SDA
22
SD
21
MODE
19
BST_P 4
VBAT 25 AVDD
9
IOVDD
8
DREG 7
OUT_P 3
OUT_N 26
VSNS_P 5
PGND 2
FSYNC
14
SDIN
11
SDOUT
12
GND 15
GND 16
PDMCK
17
PDMD
18
IRQ
20
VSNS_N 6
BST_N 1
AREG 24
GND 10
U22
TAS2770RJQ
GND
PDM#2 Header
PDMD-2
PDMCK-2
1 2
3 4
J25
PDM2
TP43 VSNS2+
TP44 VSNS2-
OUT2-
OUT2+
OUTPUT #2
J28
OUT2+
J30
OUT2-
J29
OUT2
GND
www.ti.com Hardware Documentation
13
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 12. TAS2770 Channel 2 Control

360
R47
GND
Green
D13.3V
3.3V
10µF
C66
GND
0.1µF
50V
C70
GND GND GND
3.3V
GND
IN
1OUT 3
4
U19
TL760M33QKVURQ1
GND
L1
0.1µF
16V
C65
47µF
16V
C71
VBAT
EN
1
PG 2
FB 3
VOS 4
GND 5
SW 6 VIN
7
U10
TPS62085RLTR
22µF
C73
470nH
L3
40.2k
R48
162k
R10
1.00M
R49
5V to 1V BUCK LDO
TP11
1.0V
0.1µF
C74
22µF
C72
1.0V
GND
GND
GND
GND GND
3.3V
IN
1
2
EN
3NR 4
OUT 5
GND
U13
TPS73618DBVR
0.1µF
C76
0.01µF
C77
1.8V
GND
GND
GND
GND
3.3V
1µF
10V
C75
5V-VR
VBAT
GND
1µF
50V
C68
VBAT RANGE = 4.5-16V
47µF
63V
C67
0.1µF
25V
C69
1
3
2
J19
VBAT
1
2
J9
Hardware Documentation www.ti.com
14 SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 13. On-Board Power

www.ti.com Hardware Documentation
15
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
8.2 TAS2770 Reference Board Printed Circuit Board Layout
Figure 14. PCB: Top Silkscreen

Hardware Documentation www.ti.com
16 SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 15. PCB: Top Solder Mask

www.ti.com Hardware Documentation
17
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 16. PCB: Top Copper

Hardware Documentation www.ti.com
18 SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 17. PCB: Copper Layer 2

www.ti.com Hardware Documentation
19
SLOU497–October 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 18. PCB: Copper Layer 3

Hardware Documentation www.ti.com
20 SLOU497–October 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TAS2770 Stereo Evaluation Module
Figure 19. PCB: Bottom Copper