Texas Instruments ADC12DJ5200RF User manual

ADC12DJ5200RF Evaluation Module
User's Guide
Literature Number: SLAU640
April 2019

2SLAU640–April 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Contents
Contents
Preface ........................................................................................................................................ 4
1 Introduction......................................................................................................................... 5
2 Equipment........................................................................................................................... 7
2.1 Evaluation Board Feature Identification Summary ...................................................................... 7
2.2 Required Equipment......................................................................................................... 8
3 Setup Procedure ................................................................................................................ 10
3.1 Install the High Speed Data Converter (HSDC) Pro Software ....................................................... 10
3.2 Install the Configuration GUI Software .................................................................................. 10
3.3 Connect the EVM and TSW14J57EVM ................................................................................. 11
3.4 Connect the Power Supplies to the Boards (Power Off).............................................................. 11
3.5 Connect the Signal Generators to the EVM (RF Outputs Disabled Until Directed) ............................... 11
3.6 Turn On the TSW14J57EVM Power and Connect to the PC ........................................................ 12
3.7 Turn On the ADC12DJ5200RFEVM Power Supplies and Connect to the PC..................................... 12
3.8 Turn On the Signal Generator RF Outputs ............................................................................. 12
3.9 Open the ADC12DJ5200RFEVM GUI and Program the ADC and Clocks......................................... 12
3.10 Calibrate the ADC Device on the EVM.................................................................................. 13
3.11 Open the HSDC Software and Load the FPGA Image to the TSW14J57EVM.................................... 14
3.12 Capture Data Using the HSDC Pro Software .......................................................................... 14
4 Device Configuration .......................................................................................................... 17
4.1 Supported JESD204C Device Features................................................................................. 17
4.2 Tab Organization........................................................................................................... 17
4.3 Low-Level Control.......................................................................................................... 18
5 Troubleshooting the ADC12DJ5200RFEVM............................................................................ 19
A References ........................................................................................................................ 20
A.1 Technical Reference Documents......................................................................................... 20
A.2 TSW14J57EVM Operation................................................................................................ 20
B HSDC Pro Settings for Optional ADC Device Configuration..................................................... 21
B.1 Changing the Number of Frames per Multi-Frame (K)................................................................ 21
B.2 Customizing the EVM for Optional Clocking Support ................................................................. 21
B.2.1 External Clocking Option (Default).............................................................................. 22
B.2.2 Onboard Clocking Option ........................................................................................ 23
B.2.3 External Reference Clocking Option............................................................................ 24
C Signal Routing .................................................................................................................. 26
C.1 Signal Routing .............................................................................................................. 26
D Analog Inputs .................................................................................................................... 27
E Jumpers and LEDs ............................................................................................................ 30
E.1 Jumper settings............................................................................................................. 30

www.ti.com
3
SLAU640–April 2019
Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated
List of Figures
List of Figures
1-1. EVM Orientation ............................................................................................................. 6
2-1. EVM Feature Locations..................................................................................................... 7
2-2. HSDCpro Patch to Install INI Files ........................................................................................ 8
3-1. EVM Test Setup............................................................................................................ 10
3-2. Configuration GUI EVM Tab.............................................................................................. 12
3-3. Configuration GUI ADC Control .......................................................................................... 13
3-4. High Speed Data Converter Pro (HSDC) GUI.......................................................................... 15
3-5. Additional Device Parameters Dialog Box .............................................................................. 16
4-1. Low-Level Register Control Tab ......................................................................................... 18
B-1. ADC12DJ5200RFEVM Clocking System Block Diagram............................................................. 22
B-2. Onboard Clocking System Block Diagram.............................................................................. 23
B-3. External Reference Clocking System Block Diagram ................................................................. 24
B-4. External Clock Configuration ............................................................................................. 24
B-5. Onboard Clocking Configuration ......................................................................................... 25
D-1. Analog Input Path .......................................................................................................... 28
D-2. 3 dB attenuation pad....................................................................................................... 29
List of Tables
4-1. Supported and Non-Supported Features of the JESD204C Device................................................. 17
4-2. Low-Level Controls......................................................................................................... 18
5-1. Troubleshooting ............................................................................................................ 19
C-1. ADCxxDJxx00RFEVM Signal Routing .................................................................................. 26
D-1. Analog Input Path .......................................................................................................... 27
E-1. Jumper Settings ............................................................................................................ 30
E-2. LEDs ......................................................................................................................... 30

4SLAU640–April 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Preface
SLAU640–April 2019
This user’s guide describes the characteristics, operation, and use of the ADC12DJ5200RF evaluation
module (EVM). This user's guide discusses how to set up and configure the software and hardware, and
reviews various aspects of the program operation. Throughout this document, the terms evaluation board,
evaluation module, and EVM are synonymous with the ADC12DJ5200RFEVM. In the following sections of
this document, the ADC12DJ5200RF evaluation board is referred to as the EVM and the
ADC12DJ5200RF device is referred to as the ADC device. This document also includes an electrical
schematic, printed circuit board (PCB) layout drawings, and a parts list for the EVM.
Trademarks
K&L Microwave is a trademark of K&L Microwave.
Microsoft, Windows are registered trademarks of Microsoft Corporation.
Rohde & Schwarz is a registered trademark of Rohde & Schwarz GmbH & Co.
Trilithic is a trademark of Trilithic, Inc.
All other trademarks are the property of their respective owners.

5
SLAU640–April 2019
Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated
Introduction
Chapter 1
SLAU640–April 2019
Introduction
The ADC12DJ5200RFEVM is an evaluation board used to evaluate the ADC12DJ5200RF analog-to-
digital converters (ADC) from Texas Instruments. The ADC12DJ5200RFis a dual-channel, 12-bit ADC,
capable of operating at sampling rates up to 5.2 Giga-samples per second (GSPS) in dual-channel mode,
or 10.4 GSPS in single-channel mode. The ADC12DJ5200RFEVM output data is transmitted over a
standard JESD204C high-speed serial interface. This evaluation board also includes the following
important features:
• Transformer-coupled signal input network allowing a single-ended signal source from 500 kHz to
9 GHz
• The LMX2594 clock synthesizer generates the ADC sampling clock
• The LMK04828, LMK61E2 and LMX2594 onboard system clock generator generates SYSREF and
FPGA reference clocks for the high-speed serial interface
• Transformer-coupled clock input network to test the ADC performance with an external low-noise clock
source
• LM95233 temperature sensor
• High-speed serial data output over a High Pin Count FMC+ interface connector
NOTE: To improve signal routing quality, serial lane polarity is inverted with respect to the standard
FMC VITA-57 signal mapping. Signal mapping and polarity is shown in Table C-1).
• Device register programming through USB connector and FTDI USB-to-SPI bus translator

INB
( J7 )
ADC12DJ5200RF
ADC12DJ5200RF EVM top side
without heat sink installed
INA
( J4 )
USB
Connector
+12V DC
ADC12DJ5200RF EVM top side with
heat sink installed
Power (DC/DC
DQG/'2¶V)
External device
Clock input ( J10 )
INB+/-
INA+/-
External reference
clock input ( J17 )
FMC+
connector
LMK04828
LMK61E2
ADC12DJ5200RF EVM bottom side
LM95233
Heat Sink for the ADC
Copyright © 2016, Texas Instruments Incorporated
LMX2594
www.ti.com
6SLAU640–April 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Introduction
Figure 1-1. EVM Orientation
The digital data from the ADC12DJ5200RFEVM board is quickly and easily captured with the
TSW14J57EVM data capture boards.
NOTE: The TSW14J57EVM cannot be used for JMODES (30 to 39) that use 64b/66b encoding, or
serial rates above 15 Gbps.
The TSW14J57EVM captures the high-speed serial data, decodes the data, stores the data in memory,
and then uploads it to a connected PC through a USB interface for analysis. The High-Speed Data
Converter Pro (HSDC Pro) software on the PC communicates with the hardware and processes the data.
With proper hardware selection in the HSDC Pro software, the TSW14J57 device is automatically
configured to support a wide range of operating speeds of the ADC12DJ5200RFEVM, but the device may
not cover the full operating range of the ADC device. Serial data rates of 15 Gbps down to 1 Gbps are
supported.

INB
( J7 )
( Single-Ended Input )
INA
( J4 )
Single-Ended Input
Mini USB Connector
( J20 )
+12V DC
( J14 )
INB +/-
( J6, J8 )
( Differential Input )
INA +/-
( J3, J5 )
( Differential Input )
DEVCLK
( J10 )
ADC Sampling Clock
External Reference Clock
( J17 )
Copyright © 2016, Texas Instruments Incorporated
7
SLAU640–April 2019
Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated
Equipment
Chapter 2
SLAU640–April 2019
Equipment
This section describes how to setup the EVM on the bench with the proper equipment to evaluate the full
performance of the ADC device.
2.1 Evaluation Board Feature Identification Summary
Figure 2-1. EVM Feature Locations

Copyright © 2016, Texas Instruments Incorporated
Required Equipment www.ti.com
8SLAU640–April 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Equipment
2.2 Required Equipment
The following equipment and documents are included in the EVM evaluation kit:
• Evaluation board (EVM)
• Mini-USB cable
• Power cable
The following equipment is not included in the EVM evaluation kit, but is required for evaluation of this
product:
• TSW14J57EVM data capture board and related items
• High-Speed Data Converter Pro software. Also install the HSDCpro Patch v5.00.02.exe to download
ADC12DJ5200RF INI files to the PC. Make sure the install location matches Figure 2-2.
Figure 2-2. HSDCpro Patch to Install INI Files
• PC computer running Microsoft®Windows®7, or 10
• Two low-noise signal generator one for DEVCLK (Sampling clock) second for providing reference
signal. TI recommends the following generators:
– Rohde & Schwarz®SMA100B
– Rohde & Schwarz®SMA100A

www.ti.com Required Equipment
9
SLAU640–April 2019
Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated
Equipment
• One low-noise signal generator for analog input. TI recommends the following generators:
– Rohde & Schwarz®SMA100B
– Rohde & Schwarz®SMA100A
• Bandpass filter for analog input signal (2897 MHz or desired frequency). The following filters are
recommended:
– Bandpass filter, greater than or equal to 60-dB harmonic attenuation, less than or equal to 5%
bandwidth, greater than 18-dBm power, less than 5-dB insertion loss
– Trilithic™ 5VH-series tunable BPF
– K&L Microwave™ BT-series tunable BPF
– TTE KC6 or KC7-series fixed BPF
• Signal-path cables, SMA or BNC (or both SMA and BNC)
By default, the ADC12DJ5200RFEVM has an external clocking solution. A few small board modifications
enable onboard clocking. If onboard clocking is used, the following equipment is recommended.
• One low-noise signal generators. TI recommends similar models to the analog input source.
• A bandpass filter for the analog input. TI recommends a filter similar to the analog-input path filter.
NOTE: The frequency of clock source used to drive the external reference clock (labeled REF CLK
J17) displayed on the first page of the GUI under Reference Clock. The reference clock
frequency is calculated by the GUI using JMODE and the sampling frequency (Fs) entered
by the user. The reference clock generator and device clock generator must be frequency-
locked using a common 10-MHz reference.

10 SLAU640–April 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Setup Procedure
Chapter 3
SLAU640–April 2019
Setup Procedure
Figure 3-1. EVM Test Setup
NOTE: The HSDC Pro software must be installed before connecting the TSW14J57EVM to the PC
for the first time.
3.1 Install the High Speed Data Converter (HSDC) Pro Software
1. Download the most recent version of the HSDC Pro software from www.ti.com/tool/dataconverterpro-
sw. Follow the installation instructions to install the software.
2. Download and install the patch which will copy all the INI files required to the HSDCpro directory.
3.2 Install the Configuration GUI Software
1. Download the Configuration GUI software from the EVM tool folder at ADC12DJ5200RF GUI.
2. Extract files from the .zip file.
3. Run the executable file (setup.exe), and follow the instructions.