Freescale Semiconductor MCF52230 ColdFire User manual

MCF52235 ColdFire®Integrated
Microcontroller Reference Manual
Devices Supported:
MCF52230
MCF52231
MCF52232
MCF52233
MCF52234
MCF52235
MCF52236
Document Number:
MCF52235RM
Rev. 6
07/2010
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

How to Reach Us:
Home Page:
www.freescale.com
E-mail:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
[phone] or [phone]
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
[phone] (English)
[phone] (English)
[phone] (German)
[phone] (French)
suppor[email protected]
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or [phone]
suppor[email protected]
Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
[phone]
suppor[email protected]
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
1-800-441-2447 or 303-675-2140
Fax: [phone]
LDCForFreescaleSemiconduc[email protected]
Information in this document is provided solely to enable system and
software implementers to use Freescale Semiconductor products. There are
no express or implied copyright licenses granted hereunder to design or
fabricate any integrated circuits or integrated circuits based on the
information in this document.
Freescale Semiconductor reserves the right to make changes without further
notice to any products herein. Freescale Semiconductor makes no warranty,
representation or guarantee regarding the suitability of its products for any
particular purpose, nor does Freescale Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation consequential or
incidental damages. “Typical” parameters that may be provided in Freescale
Semiconductordata sheets and/or specifications can and do vary in different
applications and actual performance may vary over time. All operating
parameters, including “Typicals”, must be validated for each customer
application by customer’s technical experts. Freescale Semiconductor does
not convey any license under its patent rights nor the rights of others.
FreescaleSemiconductorproductsarenotdesigned,intended,orauthorized
for use as components in systems intended for surgicalimplant into thebody,
or other applications intended to support or sustain life, or for any other
application in which the failure of the Freescale Semiconductor product could
create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold Freescale
Semiconductor and its officers, employees, subsidiaries, affiliates, and
distributorsharmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated with such unintended or unauthorized
use, even if such claim alleges that Freescale Semiconductor was negligent
regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale
Semiconductor, Inc. This product incorporates SuperFlash®technology
licensed from SST. All other product or service names are the property of their
respective owners.
© Freescale Semiconductor, Inc. 2010. All rights reserved.
Document Number: MCF52235RM
Rev. 6
07/2010
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor iii
Chapter 1
Overview
1.1 MCF52235 Family Configurations ............................................................................................... 1-2
1.2 Block Diagram .............................................................................................................................. 1-3
1.3 Part Numbers and Packaging ........................................................................................................ 1-3
1.4 Features ......................................................................................................................................... 1-4
1.5 Memory Map Overview .............................................................................................................. 1-14
Chapter 2
Signal Descriptions
2.1 Introduction ................................................................................................................................... 2-1
2.2 Overview ....................................................................................................................................... 2-1
2.3 Reset Signals ................................................................................................................................. 2-9
2.4 PLL and Clock Signals .................................................................................................................. 2-9
2.5 Mode Selection .............................................................................................................................. 2-9
2.6 External Interrupt Signals .............................................................................................................. 2-9
2.7 Queued Serial Peripheral Interface (QSPI) ................................................................................. 2-10
2.8 Fast Ethernet Controller PHY Signals ........................................................................................2-11
2.9 I2C I/O Signals ............................................................................................................................ 2-11
2.10 UART Module Signals ................................................................................................................ 2-12
2.11 DMA Timer Signals .................................................................................................................... 2-12
2.12 ADC Signals ................................................................................................................................ 2-12
2.13 General Purpose Timer Signals ................................................................................................... 2-13
2.14 Pulse Width Modulator Signals ................................................................................................... 2-13
2.15 Debug Support Signals ................................................................................................................ 2-13
2.16 EzPort Signal Descriptions .......................................................................................................... 2-14
2.17 Power and Ground Pins ............................................................................................................... 2-15
Chapter 3
ColdFire Core
3.1 Introduction ................................................................................................................................... 3-1
3.2 Memory Map/Register Description ............................................................................................... 3-2
3.3 Functional Description .................................................................................................................. 3-8
Chapter 4
Enhanced Multiply-Accumulate Unit (EMAC)
4.1 Introduction ................................................................................................................................... 4-1
4.2 Memory Map/Register Definition ................................................................................................. 4-3
4.3 Functional Description .................................................................................................................. 4-8
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
iv Freescale Semiconductor
Chapter 5
Cryptographic Acceleration Unit (CAU)
5.1 Introduction ................................................................................................................................... 5-1
5.2 Memory Map/Register Definition ................................................................................................. 5-2
5.3 Functional Description .................................................................................................................. 5-4
5.4 Application/Initialization Information ........................................................................................ 5-10
Chapter 6
Random Number Generator (RNG)
6.1 Introduction ................................................................................................................................... 6-1
6.2 Memory Map/Register Definition ................................................................................................. 6-2
6.3 Functional Description .................................................................................................................. 6-5
6.4 Initialization/Application Information .......................................................................................... 6-6
Chapter 7
Clock Module
7.1 Introduction ................................................................................................................................... 7-1
7.2 Features ......................................................................................................................................... 7-1
7.3 Modes of Operation ....................................................................................................................... 7-1
7.4 Low-power Mode Operation ......................................................................................................... 7-2
7.5 Block Diagram .............................................................................................................................. 7-2
7.6 Signal Descriptions ....................................................................................................................... 7-4
7.7 Memory Map and Registers .......................................................................................................... 7-5
7.8 Functional Description ................................................................................................................ 7-11
Chapter 8
Real-Time Clock
8.1 Introduction ................................................................................................................................... 8-1
8.2 Memory Map/Register Definition ................................................................................................. 8-2
8.3 Functional Description ................................................................................................................ 8-11
8.4 Initialization/Application Information ........................................................................................ 8-12
Chapter 9
Power Management
9.1 Introduction ................................................................................................................................... 9-1
9.2 Memory Map/Register Definition ................................................................................................. 9-1
9.3 IPS Bus Timeout Monitor ............................................................................................................. 9-9
9.4 Functional Description ................................................................................................................ 9-11
Chapter 10
Reset Controller Module
10.1 Introduction ................................................................................................................................. 10-1
10.2 Features ....................................................................................................................................... 10-1
10.3 Block Diagram ............................................................................................................................ 10-1
10.4 Signals ......................................................................................................................................... 10-2
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor v
10.5 Memory Map and Registers ........................................................................................................ 10-2
10.6 Functional Description ................................................................................................................ 10-5
Chapter 11
Static RAM (SRAM)
11.1 Introduction ................................................................................................................................. 11-1
11.2 Memory Map/Register Description ............................................................................................. 11-1
11.3 Initialization/Application Information ........................................................................................ 11-3
Chapter 12
Chip Configuration Module (CCM)
12.1 Introduction ................................................................................................................................. 12-1
12.2 External Signal Descriptions ....................................................................................................... 12-2
12.3 Memory Map/Register Definition ............................................................................................... 12-2
12.4 Functional Description ................................................................................................................ 12-5
12.5 Reset ............................................................................................................................................ 12-6
Chapter 13
System Control Module (SCM)
13.1 Introduction ................................................................................................................................. 13-1
13.2 Overview ..................................................................................................................................... 13-1
13.3 Features ....................................................................................................................................... 13-1
13.4 Memory Map and Register Definition ........................................................................................ 13-2
13.5 Register Descriptions .................................................................................................................. 13-3
13.6 Internal Bus Arbitration .............................................................................................................. 13-9
13.7 System Access Control Unit (SACU) ....................................................................................... 13-12
Chapter 14
General Purpose I/O Module
14.1 Introduction ................................................................................................................................. 14-1
14.2 Overview ..................................................................................................................................... 14-2
14.3 Features ....................................................................................................................................... 14-3
14.4 Signal Descriptions ..................................................................................................................... 14-3
14.5 Memory Map/Register Definition ............................................................................................... 14-3
14.6 Register Descriptions .................................................................................................................. 14-5
14.7 Ports Interrupts .......................................................................................................................... 14-15
Chapter 15
Interrupt Controller Module
15.1 68K/ColdFire Interrupt Architecture Overview .......................................................................... 15-1
15.2 Memory Map ............................................................................................................................... 15-4
15.3 Register Descriptions .................................................................................................................. 15-5
15.4 Low-Power Wakeup Operation ................................................................................................. 15-17
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
vi Freescale Semiconductor
Chapter 16
Edge Port Modules (EPORTn)
16.1 Introduction ................................................................................................................................. 16-1
16.2 Low-Power Mode Operation ....................................................................................................... 16-2
16.3 Signal Descriptions ..................................................................................................................... 16-2
16.4 Memory Map/Register Definition ............................................................................................... 16-3
Chapter 17
ColdFire Flash Module (CFM)
17.1 Introduction ................................................................................................................................. 17-1
17.2 External Signal Description ........................................................................................................ 17-3
17.3 Memory Map and Register Definition ........................................................................................ 17-3
17.4 Functional Description .............................................................................................................. 17-16
Chapter 18
Fast Ethernet Controller (FEC)
18.1 Overview ..................................................................................................................................... 18-1
18.2 Modes of Operation ..................................................................................................................... 18-1
18.3 FEC Top-Level Functional Diagram ........................................................................................... 18-2
18.4 Functional Description ................................................................................................................ 18-4
18.5 Programming Model ................................................................................................................. 18-18
18.6 Buffer Descriptors ..................................................................................................................... 18-47
Chapter 19
Ethernet Physical Transceiver (EPHY)
19.1 Introduction ................................................................................................................................. 19-1
19.2 External Signal Descriptions ....................................................................................................... 19-3
19.3 Memory Map and Register Descriptions .................................................................................... 19-5
19.4 Functional Description .............................................................................................................. 19-22
Chapter 20
DMA Controller Module
20.1 Introduction ................................................................................................................................. 20-1
20.2 DMA Transfer Overview ............................................................................................................ 20-3
20.3 Memory Map/Register Definition ............................................................................................... 20-3
20.4 Functional Description .............................................................................................................. 20-11
Chapter 21
EzPort
21.1 Features ....................................................................................................................................... 21-1
21.2 Modes of Operation ..................................................................................................................... 21-1
21.3 External Signal Description ........................................................................................................ 21-2
21.4 Command Definition ................................................................................................................... 21-3
21.5 Functional Description ................................................................................................................ 21-7
21.6 Initialization/Application Information ........................................................................................ 21-8
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor vii
Chapter 22
Programmable Interrupt Timers (PIT0–PIT1)
22.1 Introduction ................................................................................................................................. 22-1
22.2 Memory Map/Register Definition ............................................................................................... 22-2
22.3 Functional Description ................................................................................................................ 22-5
Chapter 23
General Purpose Timer Module (GPT)
23.1 Introduction ................................................................................................................................. 23-1
23.2 Features ....................................................................................................................................... 23-1
23.3 Block Diagram ............................................................................................................................ 23-2
23.4 Low-Power Mode Operation ....................................................................................................... 23-3
23.5 Signal Description ....................................................................................................................... 23-3
23.6 Memory Map and Registers ........................................................................................................ 23-3
23.7 Functional Description .............................................................................................................. 23-17
23.8 Reset .......................................................................................................................................... 23-21
23.9 Interrupts ................................................................................................................................... 23-21
Chapter 24
DMA Timers (DTIM0–DTIM3)
24.1 Introduction ................................................................................................................................. 24-1
24.2 Memory Map/Register Definition ............................................................................................... 24-3
24.3 Functional Description ................................................................................................................ 24-8
24.4 Initialization/Application Information ........................................................................................ 24-9
Chapter 25
Queued Serial Peripheral Interface (QSPI)
25.1 Introduction ................................................................................................................................. 25-1
25.2 External Signal Description ........................................................................................................ 25-2
25.3 Memory Map/Register Definition ............................................................................................... 25-3
25.4 Functional Description ................................................................................................................ 25-9
25.5 Initialization/Application Information ...................................................................................... 25-15
Chapter 26
UART Modules
26.1 Introduction ................................................................................................................................. 26-1
26.2 External Signal Description ........................................................................................................ 26-3
26.3 Memory Map/Register Definition ............................................................................................... 26-3
26.4 Functional Description .............................................................................................................. 26-16
26.5 Initialization/Application Information ...................................................................................... 26-26
Chapter 27
I2C Interface
27.1 Introduction ................................................................................................................................. 27-1
27.2 Memory Map/Register Definition ............................................................................................... 27-3
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
viii Freescale Semiconductor
27.3 Functional Description ................................................................................................................ 27-7
27.4 Initialization/Application Information ...................................................................................... 27-12
Chapter 28
Analog-to-Digital Converter (ADC)
28.1 Introduction ................................................................................................................................. 28-1
28.2 Features ....................................................................................................................................... 28-1
28.3 Block Diagram ............................................................................................................................ 28-2
28.4 Memory Map and Register Definition ........................................................................................ 28-2
28.5 Functional Description .............................................................................................................. 28-21
Chapter 29
Pulse-Width Modulation (PWM) Module
29.1 Introduction ................................................................................................................................. 29-1
29.2 Memory Map/Register Definition ............................................................................................... 29-2
29.3 Functional Description .............................................................................................................. 29-13
Chapter 30
FlexCAN
30.1 Introduction ................................................................................................................................. 30-1
30.2 External Signal Description ........................................................................................................ 30-5
30.3 Memory Map/Register Definition ............................................................................................... 30-5
30.4 Initialization/Application Information ...................................................................................... 30-28
Chapter 31
Debug Module
31.1 Introduction ................................................................................................................................. 31-1
31.2 Signal Descriptions ..................................................................................................................... 31-2
31.3 Memory Map/Register Definition ............................................................................................... 31-3
31.4 Functional Description .............................................................................................................. 31-17
Chapter 32
IEEE 1149.1 Test Access Port (JTAG)
32.1 Introduction ................................................................................................................................. 32-1
32.2 External Signal Description ........................................................................................................ 32-2
32.3 Memory Map/Register Definition ............................................................................................... 32-4
32.4 Functional Description ................................................................................................................ 32-6
32.5 Initialization/Application Information ...................................................................................... 32-10
Appendix A
Register Memory Map Quick Reference
Appendix B
Revision History
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor ix
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-1
Chapter 1
Overview
This chapter provides an overview of the major features and functional components of the MCF52235
family of microcontrollers. The MCF52235 family is a highly integrated implementation of the ColdFire®
family of reduced instruction set computing (RISC) microcontrollers that also includes the MCF52230,
MCF52231, MCF52232, MC52233, MC52234, and MCF52236. The differences between these parts are
summarized in Table 1-1. This document is written from the perspective of the MCF52235.
The MCF52235 represents a family of highly-integrated 32-bit microcontrollers based on the V2 ColdFire
microarchitecture. Featuring up to 32 Kbytes of internal SRAM and 256 Kbytes of flash memory, four
32-bit timers with DMA request capability, a 4-channel DMA controller, fast Ethernet controller, a CAN
module, an I2C™ module, 3 UARTs and a queued SPI, the MC52235 family has been designed for
general-purpose industrial control applications.
This 32-bit device is based on the Version 2 (V2) ColdFire reduced instruction set computing (RISC) core
with an enhanced multiply-accumulate unit (EMAC) and divider providing 56 Dhrystone 2.1 MIPS at a
frequency of up to 60 MHz from internal flash. On-chip modules include the following:
• V2 ColdFire core with enhanced multiply-accumulate unit (EMAC)
• Cryptographic Acceleration Unit (CAU)
• Up to 32 Kbytes of internal SRAM
• Up to 256 Kbytes of on-chip flash memory
• Fast Ethernet Controller (FEC) with on-chip transceiver (ePHY)
• Three universal asynchronous receiver/transmitters (UARTs)
• Controller area network 2.0B (FlexCAN) module
• Inter-integrated circuit (I2C) bus controller
• 10- or 12-bit analog-to-digital converter (ADC)
• Queued serial peripheral interface (QSPI) module
• Four-channel, 32-bit direct memory access (DMA) controller
• Four-channel, 32-bit input capture/output compare timers with optional DMA support
• Two 16-bit periodic interrupt timers (PITs)
• Programmable software watchdog timer
• Two interrupt controllers, each capable of handling up to 63 interrupt sources (126 total)
These devices are ideal for cost-sensitive applications requiring significant control processing for
connectivity, data buffering, and user interface, as well as signal processing in a variety of key markets
such as security, imaging, networking, gaming, and medical. This leading package of integration and high
performance allows fast time to market through easy code reuse and extensive third party tool support.
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-2 Freescale Semiconductor
To locate any published errata or updates for this document, refer to the ColdFire products website at
http://www.freescale.com/coldfire.
1.1 MCF52235 Family Configurations
Table 1-1. MCF52235 Family Configurations
Module 52230 52231 52232 52233 52234 52235 52236
Version 2 ColdFire Core with EMAC
(Enhanced Multiply-Accumulate Unit) •••••••
System Clock (MHz) 60 60 50 60 60 60 50
Performance (Dhrystone 2.1 MIPS) 56 56 46 56 56 56 46
Flash / Static RAM (SRAM) 128/32
Kbytes 128/32 Kbytes 128/32 Kbytes 256/32 Kbytes 256/32 Kbytes 256/32 Kbytes 256/32 Kbytes
Interrupt Controllers (INTC0/INTC1) •••••••
Fast Analog-to-Digital Converter (ADC) •••••••
Random Number Generator and Crypto
Acceleration Unit (CAU) ————— •—
FlexCAN 2.0B Module — •—— ••—
Fast Ethernet Controller (FEC) with on-chip
interface (EPHY) •••••••
Four-channel Direct-Memory Access (DMA) •••••••
Software Watchdog Timer (WDT) •••••••
ProgrammableInterruptTimer 2222222
Four-Channel General Purpose Timer •••••••
32-bitDMATimers 4444444
QSPI •••••••
UART(s) 3333333
I2C•••••••
Eight/Four-channel 8/16-bit PWM Timer •••••••
General Purpose I/O Module (GPIO) •••••••
Chip Configuration and Reset Controller
Module •••••••
Background Debug Mode (BDM) •••••••
JTAG - IEEE 1149.1 Test Access Port1
1The full debug/trace interface is available only on the 112- and 121-pin packages. A reduced debug interface is bonded on the
80-pin package.
•••••••
Package 80 LQFP
112 LQFP 80 LQFP 112 LQFP 80 LQFP 80 LQFP 112 LQFP 112 LQFP 121
MAPBGA
112 LQFP
121
MAPBGA
80 LQFP
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-3
1.2 Block Diagram
The superset device in the MCF52235 family comes in a 112-leaded quad flat package (LQFP) and a 121
pin MAPBGA. Figure 1-1 shows a top-level block diagram of the MCF52235.
Figure 1-1. MCF52235 Block Diagram
1.3 Part Numbers and Packaging
Table 1-2 summarizes the features of the MCF52235 product family. Several speed/package options are
available to match cost- or performance-sensitive applications.
Arbiter Interrupt
Controller 1
UART
0QSPI
UART
1UART
2I2C
DTIM
0DTIM 1DTIM 2DTIM 3
V2 ColdFire CPU
IFP OEP EMAC
4 CH DMA
MUX
JTAG
TAP
To/From PADI
32 Kbytes
SRAM
(4K×16)×4
256 Kbytes
Flash
(32K×16)×4PORTS
(GPIO) CIM RSTIN
RSTOUT
SDA
SCL
UTXDn
URXDn
URTSn
DTINn/DTOUTn
CANRX
JTAG_EN
ADCAN[7:0]
VRH VRL
PLL
CLKGEN
Edge
Port 2
FlexCAN
EXTAL XTAL CLKOUT RNGA
PIT1
GPT
PWM
To/From Interrupt Controller
CANTX
UCTSn
PMM
PADI – Pin Muxing
EzPort EzPCS
QSPI_CLK,
QSPI_CSn
PWMn
QSPI_DIN,
QSPI_DOUT
GPTn
Fast
Ethernet
Controller
(FEC)
EPHY
EPHY_RX
EPHY_TX
PIT0
Edge
Port 1
Interrupt
Controller 2
EzPQ
EzPD EzPCK
RTC
CAU
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-4 Freescale Semiconductor
1.4 Features
The MCF52235 family includes the following features:
• Version 2 ColdFire variable-length RISC processor core
— Static operation
— 32-bit address and data paths on-chip
— Up to 60 MHz processor core frequency
— Sixteen general-purpose, 32-bit data and address registers
— Implements ColdFire ISA_A with extensions to support the user stack pointer register and four
new instructions for improved bit processing (ISA_A+)
— Enhanced Multiply-Accumulate (EMAC) unit with 32-bit accumulator to support
16 ×16 →32 or 32 ×32 →32 operations
— Cryptography Acceleration Unit (CAU)
– Tightly-coupled coprocessor to accelerate software-based encryption and message digest
functions
– FIPS-140 compliant random number generator
Table 1-2. Orderable Part Number Summary
Freescale Part
Number Description Speed (MHz) Flash/SRAM (Kbytes) Package Temp range (°C)
MCF52230CAF60 MCF52230 Microcontroller 60 128 / 32 80 LQFP -40 to +85
MCF52230CAL60 MCF52230 Microcontroller 60 128 / 32 112 LQFP -40 to +85
MCF52231CAF60 MCF52231 Microcontroller, FlexCAN 60 128 / 32 80 LQFP -40 to +85
MCF52231CAL60 MCF52231 Microcontroller, FlexCAN 60 128 / 32 112 LQFP -40 to +85
MCF52232CAF50 MCF52232 Microcontroller 50 128 / 32 80 LQFP -40 to +85
MCF52232AF50 MCF52232 Microcontroller 50 128 / 32 80 LQFP 0 to +70
MCF52233CAF60 MCF52233 Microcontroller 60 256 / 32 80 LQFP -40 to +85
MCF52233CAL60 MCF52233 Microcontroller 60 256 / 32 112 LQFP -40 to +85
MCF52233CAL60A MCF52233 Microcontroller 60 256 / 32 112 LQFP -40 to +85
MCF52233CVM60 MCF52233 Microcontroller 60 256 / 32 121 MAPBGA -40 to +85
MCF52234CAL60 MCF52234 Microcontroller, FlexCAN 60 256 / 32 112 LQFP -40 to +85
MCF52234CVM60 MCF52234 Microcontroller, FlexCAN 60 256 / 32 121 MAPBGA -40 to +85
MCF52235CAL60 MCF52235 Microcontroller, FlexCAN, CAU, RNGA 60 256 / 32 112 LQFP -40 to +85
MCF52235CAL60A MCF52235 Microcontroller, FlexCAN, CAU, RNGA 60 256 / 32 112 LQFP -40 to +85
MCF52235CVM60 MCF52235 Microcontroller, FlexCAN, CAU, RNGA 60 256 / 32 121 MAPBGA -40 to +85
MCF52236CAF50 MCF52236 Microcontroller 50 256 / 32 80 LQFP -40 to +85
MCF52236AF50 MCF52236 Microcontroller 50 256 / 32 80 LQFP 0 to +70
MCF52236AF50A MCF52236 Microcontroller 50 256 / 32 80 LQFP 0 to +70
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-5
— Support for DES, 3DES, AES, MD5, and SHA-1 algorithms
— Illegal instruction decode that allows for 68K emulation support
• System debug support
— Real time trace for determining dynamic execution path
— Background debug mode (BDM) for in-circuit debugging (DEBUG_B+)
— Real time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) that can
be configured into a 1- or 2-level trigger
• On-chip memories
— Up to 32 Kbytes of dual-ported SRAM on CPU internal bus, supporting core and DMA access
with standby power supply support
— Up to 256 Kbytes of interleaved Flash memory supporting 2-1-1-1 accesses
• Power management
— Fully static operation with processor sleep and whole chip stop modes
— Rapid response to interrupts from the low-power sleep mode (wake-up feature)
— Clock enable/disable for each peripheral when not used
• Fast Ethernet Controller (FEC)
— 10/100 BaseT/TX capability, half duplex or full duplex
— On-chip transmit and receive FIFOs
— Built-in dedicated DMA controller
— Memory-based flexible descriptor rings
• On-chip Ethernet Transceiver (EPHY)
— Digital adaptive equalization
— Supports auto-negotiation
— Baseline wander correction
— Full-/Half-duplex support in all modes
— Loopback modes
— Supports MDIO preamble suppression
— Jumbo packet
• FlexCAN 2.0B module
— Based on and includes all existing features of the Freescale TouCAN module
— Full implementation of the CAN protocol specification version 2.0B
– Standard Data and Remote Frames (up to 109 bits long)
– Extended Data and Remote Frames (up to 127 bits long)
– 0–8 bytes data length
– Programmable bit rate up to 1 Mbit/sec
— Flexible Message Buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length
each, configurable as Rx or Tx, all supporting standard and extended messages
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-6 Freescale Semiconductor
— Unused Message Buffer space can be used as general purpose RAM space
— Listen only mode capability
— Content-related addressing
— No read/write semaphores required
— Three programmable mask registers: global for MBs 0-13, special for MB14, and special for
MB15
— Programmable transmit-first scheme: lowest ID or lowest buffer number
— Time stamp based on 16-bit free-running timer
— Global network time, synchronized by a specific message
— Maskable interrupts
• Three universal asynchronous/synchronous receiver transmitters (UARTs)
— 16-bit divider for clock generation
— Interrupt control logic with maskable interrupts
— DMA support
— Data formats can be 5, 6, 7 or 8 bits with even, odd or no parity
— Up to 2 stop bits in 1/16 increments
— Error-detection capabilities
— Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
— Transmit and receive FIFO buffers
•I
2C module
— Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
— Fully compatible with industry-standard I2C bus
— Master and slave modes support multiple masters
— Automatic interrupt generation with programmable level
• Queued serial peripheral interface (QSPI)
— Full-duplex, three-wire synchronous transfers
— Up to four chip selects available
— Master mode operation only
— Programmable bit rates up to half the CPU clock frequency
— Up to 16 pre-programmed transfers
• Fast analog-to-digital converter (ADC)
— Eight analog input channels
— 12-bit resolution
— Minimum 1.125 μs conversion time
— Simultaneous sampling of two channels for motor control applications
— Single-scan or continuous operation
— Optional interrupts on conversion complete, zero crossing (sign change), or under/over
low/high limit
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-7
— Unused analog channels can be used as digital I/O
• Four 32-bit DMA timers
— 17-ns resolution at 60 MHz
— Programmable sources for clock input, including an external clock option
— Programmable prescaler
— Input capture capability with programmable trigger edge on input pin
— Output compare with programmable mode for the output pin
— Free run and restart modes
— Maskable interrupts on input capture or output compare
— DMA trigger capability on input capture or output compare
• Four-channel general purpose timers
— 16-bit architecture
— Programmable prescaler
— Output pulse widths variable from microseconds to seconds
— Single 16-bit input pulse accumulator
— Toggle-on-overflow feature for pulse-width modulator (PWM) generation
— One dual-mode pulse accumulation channel
• Pulse-width modulation timer
— Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
— Programmable period and duty cycle
— Programmable enable/disable for each channel
— Software selectable polarity for each channel
— Period and duty cycle are double buffered. Change takes effect when the end of the current
period is reached (PWM counter reaches zero) or when the channel is disabled.
— Programmable center or left aligned outputs on individual channels
— Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
— Emergency shutdown
• Real-Time Clock (RTC)
— Maintains system time-of-day clock
— Provides stopwatch and alarm interrupt functions
• Two periodic interrupt timers (PITs)
— 16-bit counter
— Selectable as free running or count down
• Software watchdog timer
— 32-bit counter
— Low power mode support
• Clock Generation Features
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-8 Freescale Semiconductor
— Up to 48 MHz crystal input
— On-chip PLL can generate core frequencies up to maximum 60 MHz operating frequency
— Provides clock for integrated EPHY
• Dual Interrupt Controllers (INTC0/INTC1)
— Support for multiple interrupt sources organized as follows:
– Fully-programmable interrupt sources for each peripheral
– 7 fixed-level interrupt sources
– Seven external interrupt signals
— Unique vector number for each interrupt source
— Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
— Support for hardware and software interrupt acknowledge (IACK) cycles
— Combinatorial path to provide wake-up from low power modes
• DMA controller
— Four fully programmable channels
— Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for
16-byte (4 x 32-bit) burst transfers
— Source/destination address pointers that can increment or remain constant
— 24-bit byte transfer counter per channel
— Auto-alignment transfers supported for efficient block movement
— Bursting and cycle steal support
— Software-programmable DMA requesters for the UARTs (3) and 32-bit timers (4)
•Reset
— Separate reset in and reset out signals
— Seven sources of reset:
– Power-on reset (POR)
– External
– Software
– Watchdog
– Loss of clock
– Loss of lock
– Low-voltage detection (LVD)
— Status flag indication of source of last reset
• Chip integration module (CIM)
— System configuration during reset
— Selects one of three clock modes
— Configures output pad drive strength
— Unique part identification number and part revision number
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-9
• General purpose I/O interface
— Up to 56 bits of general purpose I/O
— Bit manipulation supported via set/clear functions
— Programmable drive strengths
— Unused peripheral pins may be used as extra GPIO
• JTAG support for system level board testing
1.4.1 V2 Core Overview
The version 2 ColdFire processor core is comprised of two separate pipelines decoupled by an instruction
buffer. The two-stage instruction fetch pipeline (IFP) is responsible for instruction-address generation and
instruction fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched
instructions awaiting execution in the operand execution pipeline (OEP). The OEP includes two pipeline
stages. The first stage decodes instructions and selects operands (DSOC); the second stage (AGEX)
performs instruction execution and calculates operand effective addresses, if needed.
The V2 core implements the ColdFire instruction set architecture revision A+ with added support for a
separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the
MCF52235 core includes the enhanced multiply-accumulate (EMAC) unit for improved signal processing
capabilities. The EMAC implements a three-stage arithmetic pipeline, optimized for 16×16 bit operations,
with support for one 32-bit accumulator. Supported operands include 16- and 32-bit signed and unsigned
integers, signed fractional operands, and a complete set of instructions to process these data types. The
EMAC provides support for execution of DSP operations within the context of a single processor at a
minimal hardware cost.
1.4.2 Integrated Debug Module
The ColdFire processor core debug interface is provided to support system debugging in conjunction with
low-cost debug and emulator development tools. Through a standard debug interface, access debug
information and real-time tracing capability is provided on 112-and 121-lead packages. This allows the
processor and system to be debugged at full speed without the need for costly in-circuit emulators.
The on-chip breakpoint resources include a total of nine programmable 32-bit registers: an address and an
address mask register, a data and a data mask register, four PC registers, and one PC mask register. These
registers can be accessed through the dedicated debug serial communication channel or from the
processor’s supervisor mode programming model. The breakpoint registers can be configured to generate
triggers by combining the address, data, and PC conditions in a variety of single- or dual-level definitions.
The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception.
The MCF52235 implements revision B+ of the ColdFire Debug Architecture.
The MCF52235’s interrupt servicing options during emulator mode allow real-time critical interrupt
service routines to be serviced while processing a debug interrupt event, thereby ensuring that the system
continues to operate even during debugging.
To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data
(DDATA[3:0]) ports. These buses and the PSTCLK output provide execution status, captured operand
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-10 Freescale Semiconductor
data, and branch target addresses defining processor activity at the CPU’s clock rate. The MCF52235
includes a new debug signal, ALLPST. This signal is the logical AND of the processor status (PST[3:0])
signals and is useful for detecting when the processor is in a halted state (PST[3:0] = 1111).
The full debug/trace interface is available only on the 112 and 121-pin packages. However, every product
features the dedicated debug serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.
1.4.3 JTAG
The MCF52235 supports circuit board test strategies based on the Test Technology Committee of IEEE
and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a
16-state controller, an instruction register, and three test registers (a 1-bit bypass register, a 256-bit
boundary-scan register, and a 32-bit ID register). The boundary scan register links the device’s pins into
one shift register. Test logic, implemented using static logic design, is independent of the device system
logic.
The MCF52235 implementation can do the following:
• Perform boundary-scan operations to test circuit board electrical continuity
• Sample MCF52235 system pins during operation and transparently shift out the result in the
boundary scan register
• Bypass the MCF52235 for a given circuit board test by effectively reducing the boundary-scan
register to a single bit
• Disable the output drive to pins during circuit-board testing
• Drive output pins to stable levels
1.4.4 On-Chip Memories
1.4.4.1 SRAM
The dual-ported SRAM module provides a general-purpose 16- or 32-Kbyte memory block that the
ColdFire core can access in a single cycle. The location of the memory block can be set to any 16- or
32-Kbyte boundary within the 4-Gbyte address space. This memory is ideal for storing criticalcode ordata
structures and for use as the system stack. Because the SRAM module is physically connected to the
processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing
commands from the debug module.
The SRAM module is also accessible by the DMA. The dual-ported nature of the SRAM makes it ideal
for implementing applications with double-buffer schemes, where the processor and a DMA device
operate in alternate regions of the SRAM to maximize system performance.
1.4.4.2 Flash
The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the
processor’s high-speed local bus. The CFM is constructed with four banks of 32 K×16-bit flash arrays to
generate 256 Kbytes of 32-bit flash memory. These arrays serve as electrically erasable and
programmable, non-volatile program and data memory. The flash memory is ideal for program and data
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60

Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-11
storage for single-chip applications, allowing for field reprogramming without requiring an external high
voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory
controller which supports interleaved accesses from the 2-cycle flash arrays. A backdoor mapping of the
flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for
the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash programming
interface that allows the flash to be read, erased and programmed by an external controller in a format
compatible with most SPI bus flash memory chips. This allows easy device programming via Automated
Test Equipment or bulk programming tools.
1.4.5 Cryptography Acceleration Unit
The MCF52235 device incorporates two hardware accelerators for cryptographic functions. First, the
CAU is a coprocessor tightly-coupled to the V2 ColdFire core that implements a set of specialized
operations to increase the throughput of software-based encryption and message digest functions,
specifically the DES, 3DES, AES, MD5 and SHA-1 algorithms. Second, a random number generator
provides FIPS-140 compliant 32-bit values to security processing routines. Both modules supply critical
acceleration to software-based cryptographic algorithms at a minimal hardware cost.
1.4.6 Power Management
The MCF52235 incorporates several low-power modes of operation which are entered under program
control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors
the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD)
monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the
LVD trip point.
1.4.7 FlexCAN
The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts
A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific
requirements of reliable operation in a harsh EMI environment with high bandwidth. This instantiation of
FlexCAN has 16 message buffers.
1.4.8 UARTs
The MCF52235 has three full-duplex UARTs that function independently. The three UARTs can be
clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages,
the third UART is multiplexed with other digital I/O functions.
1.4.9 I2C Bus
TheI2C bus is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange
and minimizes the interconnection between devices. This bus is suitable for applications requiring
occasional communications over a short distance between many devices on a circuit board.
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60