Lattice iCE40 UltraPlus 8:1 Mic Aggregation Demo User manual

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
2 FPGA-UG-02035-1.2
Contents
1. Introduction ..................................................................................................................................................................3
1.1. Demo Design Overview .......................................................................................................................................3
2. Functional Description ..................................................................................................................................................4
3. Demo Package ..............................................................................................................................................................5
4. iCE40 UltraPlus MDP and Resources ............................................................................................................................6
4.1. Configuring the iCE40 UltraPlus MDP .................................................................................................................7
5. Programming the Bitstreams to the iCE40 UltraPlus MDP ...........................................................................................8
6. Running the Demo ......................................................................................................................................................10
6.1. Using Headphones ............................................................................................................................................10
6.2. Oscilloscope Connection Points ........................................................................................................................11
6.3. I2S Aggregation Signal Format ...........................................................................................................................12
6.4. Measured Oscilloscope I2S Aggregation Signals ................................................................................................13
Appendix A. Schematic Diagram.........................................................................................................................................14
Appendix B. Bill of Materials...............................................................................................................................................15
Technical Support Assistance .............................................................................................................................................16
Revision History ..................................................................................................................................................................16
Figures
Figure 1.1. 8:1 Mic Aggregation Demo Overview .................................................................................................................3
Figure 2.1. 8:1 Mic Aggregation Demo Block Diagram .........................................................................................................4
Figure 3.1. Directory Structure .............................................................................................................................................5
Figure 4.1. iCE40 UltraPlus MDP Configuration ....................................................................................................................6
Figure 4.2. iCE40 UltraPlus MDP and 8 to 1 Mic Aggregator Board......................................................................................7
Figure 5.1. Device Properties................................................................................................................................................8
Figure 5.2. Program Device Button.......................................................................................................................................9
Figure 6.1. Mode Push Button Control Sequences Selected Microphone..........................................................................10
Figure 6.2. 8 to 1 Mic Aggregator Board (Daughter Board) ................................................................................................10
Figure 6.3. J30 Section on MDP Board................................................................................................................................11
Figure 6.4. Header to Connect to the Oscilloscope ............................................................................................................11
Figure 6.5. Aggregation TDM Format for 8 Channels .........................................................................................................12
Figure 6.6. I2S Aggregation for Channel 1 ...........................................................................................................................12
Figure 6.7. I2S Aggregation for Channel 8 ...........................................................................................................................12
Figure 6.8. Measured I2S Aggregation Signals for 8 Channels ............................................................................................13
Figure 6.9. Measured I2S Aggregation Signals for Channel 1 ..............................................................................................13
Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-UG-02035-1.2 3
1. Introduction
This demo addresses a market opportunity to transfer data from up to eight PDM microphones on a single data wire
using an I2S 8-ch aggregation format. I²S bus is widely used to communicate Pulse Code Modulation (PCM) audio data
between integrated circuits in an electronic device. The standard I²S protocol is designed to transfer only two channels
on a data line (LEFT and RIGHT).
1.1. Demo Design Overview
The iCE40 UltraPlus™8:1 Mic Aggregation demo implements a customized I²S bus using the iCE40 UltraPlus FPGA. The
demo uses FPGA-B on the primary iCE40 UltraPlus Mobile Development Platform (MDP), plus a daughter board with
eight Pulse Density Modulation (PDM) microphones for the input sources. Sound generated by the microphones can be
heard through the onboard audio port.
Figure 1.1 shows an overview diagram of the 8:1 Mic Aggregation demo.
iCE40
UltraPlus
Device
8 PDM
microphones
I2S 8-ch aggregation signals
I2S 1-ch signals
Oscilloscope
Audio DAC
Figure 1.1. 8:1 Mic Aggregation Demo Overview
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
4 FPGA-UG-02035-1.2
2. Functional Description
Figure 2.1 shows the 8:1 Mic Aggregation demo block diagram.
Each of the eight microphone’s PDM format data streams are converted to PCM format using an efficient CIC Filter
followed by a Compensation Filter. The eight PCM format streams then enter a serializer TDM block that outputs the
serialized data in an I2S 8-ch aggregation format to board header J30.
To drive audio to the headset jack, the I2S 8-ch aggregation format is sent to an I2S Decoder block. This, in turn, selects
either the average of all eight PCM channels or one of the 8 channels to convert into standard 2-ch I2S format and send
to the audio DAC amplifier. Channel selection is made by the board’s MODE push button.
PDM2PCM
CIC Filter 1
CIC Filter 2
CIC Filter 3
CIC Filter 4
CIC Filter 5
CIC Filter 6
CIC Filter 7
CIC Filter 8
Compensation Filter 1
Compensation Filter 2
Compensation Filter 3
Compensation Filter 4
Compensation Filter 5
Compensation Filter 6
Compensation Filter 7
Compensation Filter 8
PDM data from
daughter board’s
8 microphones
iCE40 UltraPlus
I2S
TDM
I2S Decoder
(Push button sequentially sends 1 of 8 channels to
headphones DAC)
I2S SCK (8-ch)
I2S WS (8-ch)
I2S DATA (8-ch)
I2S SCK (1-ch)
I2S WS (1-ch)
I2S DATA (1-ch)
DAC
Figure 2.1. 8:1 Mic Aggregation Demo Block Diagram
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-UG-02035-1.2 5
3. Demo Package
The following hardware and software are required to run the iCE40 8:1 Mic Aggregation demo:
Hardware
iCE40 UltraPlus MDP (PN: iCE40UP5K-MDP-EVN)
8 to 1 Mic Aggregator Board (Daughter Board) (PN: LF-81AGG-EVN)
Standard 3.5 mm headphones
Software
Lattice Radiant Programmer (Version 1.0 or later)
Demo Directory Structure
Demo bitstream
Demo user guide
Lattice Radiant Software
project files
RTL source files
8to1_MIC_aggregation_demo
bitstream
docs
hardware
implementation
source
Figure 3.1. Directory Structure
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
6 FPGA-UG-02035-1.2
4. iCE40 UltraPlus MDP and Resources
Figure 4.1 shows the top side of the iCE40 UltraPlus MDP and resources used for the demo.
Figure 4.1. iCE40 UltraPlus MDP Configuration
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-UG-02035-1.2 7
4.1. Configuring the iCE40 UltraPlus MDP
Note that this demo uses FPGA-B.
To configure the board:
1. Install 0-Ω (0603) resistor or wire short at R30 if not installed.
2. Shunt J17, J26 and J27 pins 9-10.
3. Shunt J25 pins 1-2 and pins 5-6.
4. Shunt J28 pins 1-2.
5. Shunt J23 pins 2-3.
6. Shunt J19 pins 1-3 and pins 2-4 (Vertical).
7. Set SW5-1 to ON and SW5-2 to OFF.
8. Connect the 8 to 1 Mic Aggregator Board on top of the MDP board.
Figure 4.2. iCE40 UltraPlus MDP and 8 to 1 Mic Aggregator Board
9. Connect a standard 3.5 mm headphones to the audio jack at J34.
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
8 FPGA-UG-02035-1.2
5. Programming the Bitstreams to the iCE40 UltraPlus MDP
To program SPI flash using Lattice Radiant Programmer:
1. Connect the iCE40 UltraPlus MDP to the PC using a USB cable.
2. Power ON the iCE40 UltraPlus MDP.
3. Start the Lattice Radiant Programmer software tool (version 1.0 or later).
4. In the Getting Started dialog box, select Create a new project file from JTAG scan and click OK.
5. The iCE40 UltraPlus device is detected and displayed in the main interface.
Device Family: iCE40 UltraPlus
Device: iCE40UP5K
Right-click on the device and select Device Properties in the context menu.
6. In the Device Properties dialog box, apply the settings as shown in Figure 5.1.
Figure 5.1. Device Properties
Target Memory: Set to External SPI Flash Memory (SPI FLASH).
Port Interface: Set to SPI.
Access Mode: Set to Direct Programming.
Operation: Set to Erase, Program, Verify mode.
Programming File: Load the bitstream file for demo located in folder (/Demo/Bin/*.bin).
SPI Flash Options: Select the correct Flash chip as shown in Figure 5.1.
Load from File: Click to refresh fields such as Data file size and End address (Hex).
7. Click OK to exit the Device Properties dialog box.
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-UG-02035-1.2 9
8. Click the Program button on the main interface to download the bitstream file.
Figure 5.2. Program Device Button
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
10 FPGA-UG-02035-1.2
6. Running the Demo
6.1. Using Headphones
When a bitstream is loaded into the FPGA-B on the iCE40 UltraPlus MDP the daughter board’s green POWER LED and
yellow MODE LED will be ON to indicate default selection mode of all eight microphones; sound is heard over the
headphones.
To sequence through each individual microphone push and release the MODE button on the 8 to 1 Mic Aggregator
Board.
MIC8
MODE is
pressed
MODE is
pressed MODE is
pressed
MODE is
pressed
MODE is
pressed
MODE is
pressed MODE is
pressed
MODE is
pressed
MIC7 MIC6 MIC5
MIC4
MIC3MIC2MIC1
ALL
MICs
MODE is
pressed
Figure 6.1. Mode Push Button Control Sequences Selected Microphone
The MODE LED is ON while the ALL MICs mode is selected and while the MODE button is being pressed.
Figure 6.2. 8 to 1 Mic Aggregator Board (Daughter Board)
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-UG-02035-1.2 11
6.2. Oscilloscope Connection Points
Users can use an oscilloscope to observe the I2S 8-channel aggregation signals and the I2S 2-channel standard signals.
The signals are available at FPGA-B header J30 on the iCE40 UltraPlus MDP.
Figure 6.3. J30 Section on MDP Board
Figure 6.4. Header to Connect to the Oscilloscope
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
12 FPGA-UG-02035-1.2
6.3. I2S Aggregation Signal Format
Figure 6.5 shows the aggregation time-division multiplexing (TDM) format for eight channels. The vertical lines indicate
the first most significant bit (MSB) of each microphone channel.
Figure 6.5. Aggregation TDM Format for 8 Channels
Figure 6.6 shows the I2S aggregation for channel 1.
Figure 6.6. I2S Aggregation for Channel 1
Figure 6.7 shows the I2S aggregation for channel 8.
8
Figure 6.7. I2S Aggregation for Channel 8
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-UG-02035-1.2 13
6.4. Measured Oscilloscope I2S Aggregation Signals
Figure 6.8 shows the measured I2S aggregation signals for the eight channels.
BLUE WS
YELLOW SCK
GREEN DATA
Figure 6.8. Measured I2S Aggregation Signals for 8 Channels
Figure 6.9 shows the measured I2S aggregation signals for channel 1.
Figure 6.9. Measured I2S Aggregation Signals for Channel 1
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders.
Thespecifications and information herein are subject to change without notice.
14 FPGA-UG-02035-1.2
Appendix A. Schematic Diagram
8 to 1 Mic Aggregator Card
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-UG-02035-1.2 15
Appendix B. Bill of Materials
8 to 1 Mic Aggregator Board Bill of Materials
Item
Reference
Designator
QTY
Description
Package
Manufacturer
Part
Number
Notes
1
C1,C2,C7,C8,
C14
5
Capacitor Ceramic 10 uF
20% 6.3V X5R 0603
0603
Murata
Electronics
GRM188R61A475ME15D
—
2
C4,C5,C6,C9,
C10,C11,C12,
C13
8
Capacitor Ceramic 0.1 uF
10% 16V X7R 0402
0402
Murata
Electronics
GRM155R71C104KA88J
—
3
C15
1
Capacitor Ceramic 0.1 uF
10% 16V X7R 0402
0402
Murata
Electronics
GRM155R71C104KA88J
DNL
4
D1
1
LED Green 0603
0603
Wurth
150060VS75000
—
5
D2
1
LED Yellow 0603
0603
Wurth
150060YS75000
—
6
J13,J15
2
Connector Header
Female 2x5 0.1" Pitch
2x5 0.1"
Pitch
Sullins
NPTC052KFMS-RC
—
7
MIC1,MIC2,
MIC3,MIC4,
MIC5,MIC6,
MIC7,MIC8
8
Microphone PDM
Omnidirectional -26DB
RHLGA
(3x4x1) mm
4LD
STMicro-
electronics
MP34DB02TR
—
8
R1,R2,R3,R4,
R5
5
Resistor 0.0 Ω5% 1/16W
0402
0402
Yageo
RC0402JR-070RL
—
9
R6,R7,R9,R11,
R12,R14,R16,
R17,R18,R20,
R21,R22,R24,
R25,R27,R29
16
Resistor 33 Ω5% 1/16W
0402
0402
Yageo
RC0402JR-0733RL
—
10
R8,R10,R13,
R15,R19,R23,
R26,R28,R32
9
Resistor 10 K Ω5%
1/16W 0402
0402
Yageo
RC0402JR-0710KL
—
11
R30,R31
2
Resistor 470 Ω5%
1/16W 0402
0402
Yageo
RC0402FR-07470RL
—
12
R33
1
Resistor 120 Ω1%
1/16W 0402
0402
Yageo
RC0402FR-07120RL
DNL
13
R34
1
Resistor 62 Ω5% 1/16W
0402
0402
Yageo
RC0402FR-0762RL
DNL
14
SW1
1
Switch Push Button
Momentary SPST-NO
0.05A 12 V
3.90 mm x
2.90 mm
E-Switch
TL1015AF160QG
—
15
8 to 1 MIC
AGGREGATOR
CARD REVA.0
PCB
1
Bare PCB
—
Pactron
305-PD-17-0490
—
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

iCE40 UltraPlus 8:1 Mic Aggregation Demo
User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
16 FPGA-UG-02035-1.2
Technical Support Assistance
For assistance, submit a technical support case at www.latticesemi.com/techsupport.
Revision History
Date
Version
Change Summary
February 2018
1.2
Updated the software tool referenced in various sections to Lattice Radiant
Software (Version 1.0) or to Lattice Radiant Programmer.
Updated Device Properties image (Figure 5.1) and description.
Added Figure 5.2 Program Device Button.
Removed the Resource Utilization section.
November 2017
1.1
Added content to Introduction and Functional Description sections
Updated Error! Reference source not found.
October 2017
1.0
Initial release.
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

7th Floor, 111 SW 5th Avenue
Portland, OR 97204, USA
T 503.268.8000
www.latticesemi.com
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.
Table of contents
Other Lattice Motherboard manuals

Lattice
Lattice iCE40 UltraPlus User manual

Lattice
Lattice MachXO3D Breakout Board User manual

Lattice
Lattice iCEblink40-HX1K User manual

Lattice
Lattice CrossLink LIF-MD6000 Master Link Board - Revision... User manual

Lattice
Lattice Certus-NX User manual

Lattice
Lattice LatticeECP2 User manual

Lattice
Lattice Certus-NX Versa User manual

Lattice
Lattice MachXO2280 User manual

Lattice
Lattice ECP5 User manual

Lattice
Lattice iCE40 Ultra User manual