Renesas ISL9122AIIN-EVZ User manual

Evaluation Board Manual
R12UZ0080EU0102 Rev.1.02 Page 1
Apr 1, 2022 © 2022 Renesas Electronics
The ISL9122AIIN-EVZ and ISL9122AIRN-EVZ
platform allows quick evaluation of the high-
performance features of the ISL9122A buck-boost
regulator. The ISL9122A is a highly integrated non-
inverting buck-boost switching regulator that accepts
input voltages both above or below the regulated
output voltage. It features an extremely low quiescent
current consumption, excellent efficiency and an I2C
interface that allows you to access its internal
registers, for output voltage and operation mode
control.
Features
▪ Small, compact design
▪I
2C interface for programmable VOUT, slew rate and
various operation modes (Forced Bypass,
Auto-PFM, Forced PWM)
▪ Connectors, test points, and jumpers for easy
probing
Specifications
The boards are designed to operate at the following
operating conditions:
▪ Input voltage rating from 1.8V to 5.5V
▪ Programmable output voltage range of 1.8V to
5.375V and selectable transition slew rate through
I2C interface
▪ Up to 500mA output current (VIN > VOUT > 2.5V)
▪ Operating temperature range: -40°C to +85°C
Figure 1. ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Block Diagram
VOUT
VOUT
VIN
VIN
GND
LX1
LX2
EN
GND
GND
SDA
SCL
I
2
C
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ

R12UZ0080EU0102 Rev.1.02 Page 2
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
Contents
1. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.1 Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.2 Setup and Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
1.3 Evaluation Software Installation and Use . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2. Board Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.1 ISL9122AIIN-EVZ Evaluation Board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.2 ISL9122AIRN-EVZ Evaluation Board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.3 PCB Layout Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.4 Schematic Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.5 Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.6 Board Layouts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
3. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4. Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

R12UZ0080EU0102 Rev.1.02 Page 3
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
1. Functional Description
The ISL9122AIIN-EVZ and ISL9122AIRN-EVZ evaluation boards provide a simple platform to evaluate the
feature-rich ISL9122A buck-boost regulator. Both boards have a 3.3V output after start-up and an output voltage
that can be programmed by I2C. Each evaluation board is optimized to best perform with the ISL9122A IC series.
The input power and load connections are provided through multi-pin connectors for high-current operations.
The evaluation boards are shown in Figure 5 and Figure 6. Ta b l e 1 lists the test points and jumpers for the boards.
The ISL9122A internal registers can be accessed by I2C through the on-board jumper header J5, and its mode
control register configures the part into the various operation modes. See the Evaluation Software Installation and
Use to configure the board output voltage and operation modes.
1.1 Operating Characteristics
The VIN range of the boards is 1.8V to 5.5V while the adjustable VOUT range is 1.8V to 5.375V. The IOUT range of
the boards is 0 to 500mA. The operating ambient temperature range is -40°C to +85°C.
Table 1. Description of Test Points and Jumpers
Test Points Description
J1 Header for connecting input power
J2 Header for connecting external load
J4 Header for the EN pin
J4 = GND disables the part output; J4 = VIN enables the part output
J5 Header for connecting I2C interface
J1 S+/S- VIN Kelvin connection for efficiency measurements
J2 S+/S- VOUT Kelvin connection for efficiency measurements
TP1 Through Hole Mount PCB test point for LX1 (Input side of power inductor)
TP2 Through Hole Mount PCB test point for LX2 (Output side of power inductor)
TP3 Through Hole Mount PCB test point for VOUT
TP4 Single Turret Terminal test point for VIN
TP5 Single Turret Terminal test point for VOUT
TP6 Single Turret Terminal test point for GND
TP7 Single Turret Terminal test point for GND
Figure 2. Maximum Load Current vs Input Voltage
0
100
200
300
400
500
600
1.6 2.1 2.6 3.1 3.6 4.1 4.6 5.1 5.6
Maximum Load Current (mA)
V
IN
(V)
VOUT = 1.8V
VOUT = 3.3V
VOUT = 5.0V

R12UZ0080EU0102 Rev.1.02 Page 4
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
1.2 Setup and Configuration
For both evaluation boards, the default output voltage is set at 3.3V. Use the following procedures to configure
and power-up the board for proper operation. During the power-on process, the expected waveforms are shown in
Figure 3.
1. Connect the power supply to J1, with voltage setting between 1.8V and 5.5V.
2. Connect the electronic load to J2.
3. Place the scope probes on VOUT test point and other test points of interest.
4. Ensure that the EN pin jumper (J4) is pulled up to VIN.
5. Turn on the power supply. At the end of the soft start sequence, the ISL9122A is operating in Regulation mode
by default with VOUT = 3.3V. Note: A minimum effective output capacitance of 6µF is required. Therefore,
depending on the performance specifications of the capacitor, an additional output capacitor might be required
for higher output voltage settings.
6. Monitor the output voltage start-up sequence on the scope. The waveforms should look similar to those shown
in Figure 3.
7. Turn on the electronic load.
8. Measure the output voltage with the voltmeter. The voltage should regulate within the datasheet specification
limits.
9. To determine efficiency, measure input and output voltages at the Kelvin sense test points (S+ and S-), which
are part of J1 and J2 headers. The bench power supply can be connected to the VIN and GND headers on J1.
The electronic load can be connected to the VOUT and GND headers on J2. Measure the input and output
currents. Calculate the efficiency based on these measurements.
1.3 Evaluation Software Installation and Use
The ISL9122 evaluation software and evaluation software guide are available for download from the Renesas
website.
10. Save the evaluation software executable file and install the evaluation software (refer to the evaluation software
manual). When the evaluation software launches, (refer to the Setup and Configuration and) connect the power
supply, DC load, and other test equipment to the evaluation board; next, apply power.
11. The ISL9122A has five control registers. See the ISL9122 datasheet for detailed register descriptions.
12. Register RO_REG1 (Address: 0x02) provides chip identification information. The Get IC INFO_RO_REG1
button reads from this read-only register.
13. To change the output voltage, you can use the VSET Control slider in the VSET register (Address: 0x11) panel
and perform a Write REG operation. The output voltage ramps up at the slew rate specified in the DVSRATE
Figure 3. ISL9122A Start-Up with VIN = 3.6V and VOUT = 3.3V
200μs/Div

R12UZ0080EU0102 Rev.1.02 Page 5
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
setting of CONV_CFG register. If the modified output voltage is lower than the initial value, its ramp down rate
depends on the applied load and output capacitance. The Read REG button provides the contents of the
register, so adjust the slider accordingly.
14. Register INTFLG_REG (Address: 0x03) contains the fault flags. The background color changes from green to
red: when (1) a fault occurs, and (2) this register is read using either the Check Fault button or the READ ALL
button. Each bit is set by a fault event and cleared when read. When the bit is cleared after reading, the
background color changes from red back to green.
15. Register CONV_CFG (Address: 0x12) contains crucial converter configuration bits. Selecting the Write (or
Read) button writes (or reads) the entire CONV_CFG register in one go.
16. Use EN_AND bit to disable the converter through I2C by toggling the Soft Start EN_AND button from
Soft Start enabled to Soft Start inhibit.
17. Selecting the Soft DSCHG enabled button presents a soft discharge resistor on the output pin, when the
converter is disabled through I2C using the EN_AND bit and VIN is still HIGH. By default, the Soft DSCHG
disabled button is selected.
18. Use the DVSRATE drop-down list to modify the dynamic voltage scaling rate for voltage ramp up, when output
voltage is modified using the VSET register.
19. Use the FMODE drop-down list to select one of the forced operating modes: Normal (Auto-PFM, default),
Forced PWM, and Forced Bypass.
20. Use the CTRL Type drop-down list to select the control mode between Type I and Type II error amplifier.
21. Register INTFLG_MASK (Address: 0x13) contains additional features influencing the part behavior. Selecting
the Write (or Read) button writes (or reads) the entire INTFLG_MASK register in one go.
22. Use the OC_FAULT drop-down to select the over-current handling mechanism for the part. By default, the part
is set to Hiccup mode during over-current, but this setting can be changed to Shutdown mode or Current
Limit mode using this register.
23. Use the EN_OR drop-down list to enable a push-button ON functionality for the EN pin. By default, this feature
is disabled.
Figure 4. ISL9122 Evaluation Software Window

R12UZ0080EU0102 Rev.1.02 Page 6
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
2. Board Design
2.1 ISL9122AIIN-EVZ Evaluation Board
2.2 ISL9122AIRN-EVZ Evaluation Board
Figure 5. ISL9122AIIN-EVZ Evaluation Board (Top)
Figure 6. ISL9122AIRN-EVZ Evaluation Board (Top)

R12UZ0080EU0102 Rev.1.02 Page 7
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
2.3 PCB Layout Guidelines
The ISL9122AIIN-EVZ and ISL9122AIRN-EVZ PCB layouts are optimized for electrical and thermal performance.
▪ The input and output capacitors should be positioned as close to the IC as possible. Both input and output
currents can be discontinuous in a buck-boost converter; therefore, it is important to place both the input and
output capacitors as close as possible.
▪ The ground connections of the input and output capacitors should be kept as short as possible and be on the
component layer to avoid problems that are caused by high-switching currents flowing through PCB vias. If it is
necessary to use the vias, use multiple vias to minimize the effective trace inductance.
▪ It is strongly advised that the second layer be a clean GND to mitigate problems that arise from long GND
traces and subsequent parasitic inductive components. Also, a clean GND shields the intermediate layers from
high power traces on the top layer.
▪ After placing short input and output loops, place an inductor as close as possible to the IC. While being cautious
of any EMI concerns, ensure that the switch node traces (from LX1 and LX2 to the inductor) are short and wide.
▪ Finally, EN, SCL, SDA traces can be routed, but they should be routed away from high energy and high dV/dt
traces to prevent mis-triggering. These traces can be routed through the intermediate layers.
Note: C1 and R4 are on the evaluation board to stabilize the input supply with long test leads. These are not
required in actual system boards.

R12UZ0080EU0102 Rev.1.02 Page 8 Apr 1, 2022 ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
2.4 Schematic Diagrams
2.4.1 ISL9122AIIN-EVZ Circuit Schematic
Figure 7. ISL9122AIIN-EVZ Circuit Schematic
VIN
VINVIN
R6
OPEN
R1
OPEN
R3
1M
TP4
VIN
TP5
VOUT
LX2
TP2
C1
47uF/16V
J5
I2C
P0.1_S29_MISO
5
P0.2_S2.8_MOSI
7
P0.0_S2.7_SCK
9
P0.3_S2.6_NSS
11
P2.1_PC6
17
P2.0_PC7
19
P1.7_PB0
20
P1.6_PB1
18
AGND
3
AGND1
15
P0.5_SCL 2
P0.4_SDA 4
P1.0_PB7 6
P1.1_PB6 8
P1.2_PB5 10
P1.3_PB4 12
P1.4_PB3 14
P1.5_PB2 16
3.3V 1
5V 13
C4
DNP
C6
DNP
R5
OPEN
J1
VIN
1
2
3
4
5
6
TP6
GND
L1
1uH
VOUT
TP3
LX1
TP1
J4
CON3
1
2
3
C2
10uF/6.3V
R4
0.3 C5
DNP
TP7
GND
U1
ISL9122AII
GND
A1
LX1
B1
VIN
C1
SCL
D1
SDA
D2 EN C2
VOUT B2
LX2 A2
R2
OPEN
C3
22uF/6.3V
J2
VOUT
1
2
3
4
5
6
VIN
SCL
SDA
LX2LX1
EN
VOUT

R12UZ0080EU0102 Rev.1.02 Page 9 Apr 1, 2022 ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
2.4.2 ISL9122AIRN-EVZ Circuit Schematic
Figure 8. ISL9122AIRN-EVZ Circuit Schematic
VIN
VINVIN
TP7
GND
J2
VOUT
1
2
3
4
5
6
C3
22uF/6.3V
R5
OPEN
R2
OPEN
TP4
VIN U1
ISL9122AIR
LX1
1
GND
2
LX2 3
VOUT 4
EN 5 SDA
6
SCL
7
VIN
8
EPAD
9
C2
10uF/6.3V
TP5
VOUT
R1
OPEN
TP6
GND
R3 1M
R6
OPEN
J4
EN
1
2
3
LX1
TP1
C6
DNP
LX2
TP2
C5
DNP
L1
1uH
C4
DNP
VOUT
TP3
J1
VIN
1
2
3
4
5
6
C1
47uF/16V
J5
I2C
P0.1_S29_MISO
5
P0.2_S2.8_MOSI
7
P0.0_S2.7_SCK
9
P0.3_S2.6_NSS
11
P2.1_PC6
17
P2.0_PC7
19
P1.7_PB0
20
P1.6_PB1
18
AGND
3
AGND1
15
P0.5_SCL 2
P0.4_SDA 4
P1.0_PB7 6
P1.1_PB6 8
P1.2_PB5 10
P1.3_PB4 12
P1.4_PB3 14
P1.5_PB2 16
3.3V 1
5V 13
R4
0.3
SCL
SDA
LX2LX1
EN
VIN
VOUT

R12UZ0080EU0102 Rev.1.02 Page 10
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
2.5 Bill of Materials
2.5.1 ISL9122AIIN-EVZ Bill of Materials
Qt
y
Referenc
e
Designat
or
Part PCB Footprint Description Manufacturer
Part Number
Manufactur
er
1 C1 47µF/16V C_1210 CAP CER, X5R, SMD, ROHS,
-55°C ~ 85°C
GRM32ER61C476ME
15 Murata
1 C2 10µF/6.3V C_0402 CAP CER, X5R, SMD, ROHS,
-55°C ~ 85°C
GRM188R60J106ME8
4D Murata
2C3, C4
[1]
1. C4 is DNP in default configuration. It is required to be populated if effective capacitance of C3 is less than 6µf at the operating output
voltage.
22µF/6.3V
(effective 6µF) C_0603 CAP CER, X5R, SMD, ROHS, -55°C ~ 85°C
GRM188R60J226ME1
5D Murata
2 C5, C6 DNP C_0603 OPEN Murata
1 J1 VIN CON-1x6 BERGSTIK II 0.100" SR
STRAIGHT 68000-236 FCI
1 J2 VOUT CON-1x6 BERGSTIK II 0.100" SR
STRAIGHT 68000-236 FCI
1J4EN CON-1X3
BERGSTIK II 0.100" SR
STRAIGHT 68000-236 FCI
1J5I
2C USB_CONN_20 CONN HDR 1.27MM R/A AU
20POS M50-3901042 Harwin Inc
1 L1 1µH FERRITE_0603 FIXED IND 1µH 1.7A 128MΩ
SMD DFE18SAN1R0MG0L Murata
4R1, R2,
R5, R6 OPEN R_0402 RES SMD 1% 1/10W 0603 OPEN Any
1 R3 1M R_0402 RES SMD 1% 1/10W 0603 ANY Any
1 R4 0.3 R_0603 RES SMD 1% 1/10W 0603 ANY Any
1TP1LX1 TEK131-5031-
00-PC
PCB Test Point, Through Hole
Mount, 1.72 mm 131-5031-00 Mouser
1TP2LX2 TEK131-5031-
00-PC
PCB Test Point, Through Hole
Mount, 1.72 mm 131-5031-00 Mouser
1TP3VOUT TEK131-5031-
00-PC
PCB Test Point, Through Hole
Mount, 1.72 mm 131-5031-00 Mouser
1 TP4 VIN TP_PC TERM TURRET SINGLE
L = 5.84MM TIN
2110-2-00-80-00-00-
07-0 Mill-Max
1TP5VOUT TP_PC TERM TURRET SINGLE
L = 5.84MM TIN
2110-2-00-80-00-00-
07-0 Mill-Max
2 TP6, TP7 GND TP_PC TERM TURRET SINGLE
L = 5.84MM TIN
2110-2-00-80-00-00-
07-0 Mill-Max
1U1
ISL9122AIINZ-
T
WLCSP8_39x71
_157 Low IQ Buck-Boost (WLCSP) ISL9122AIINZ Renesas
Electronics
1J4
Shunt installed
between 1-2 2.54mm Headers & Wire Housings Mini Jumper GF 6.0MM Close 151-8010-E Kobiconn

R12UZ0080EU0102 Rev.1.02 Page 11
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
2.5.2 ISL9122AIRN-EVZ Bill of Materials
Qty Reference
Designator Part PCB Footprint Description Manufacturer Part Number
Manufactu
rer
1 C1 47µF/16V C_1210 CAP CER, X5R, SMD,
RoHS, -55°C ~ 85°C
GRM32ER61C476ME
15 Murata
1 C2 10µF/6.3V C_0603 CAP CER, X5R, SMD,
RoHS, -55°C ~ 85°C
GRM188R60J106ME8
4D Murata
2C3, C4
[1]
1. C4 is DNP in default configuration. It is required to be populated if effective capacitance of C3 is less than 6µf at the operating output
voltage.
22µF/6.3V
(effective 6µF) C_0603 CAP CER, X5R, SMD, RoHS, -55°C ~ 85°C
GRM188R60J226ME1
5D Murata
2 C5, C6 DNP C_0603 CAP CER, X5R, SMD,
RoHS, -55°C ~ 85°C OPEN Murata
1J1VIN CON-1x6
BERGSTIK II 0.100" SR
STRAIGHT 68000-236 FCI
1 J2 VOUT CON-1x6 BERGSTIK II 0.100" SR
STRAIGHT 68000-236 FCI
1J4EN CON-1X3
BERGSTIK II 0.100" SR
STRAIGHT 68000-236 FCI
1J5I
2CUSB_CONN_20
CONN HDR 1.27MM R/A
AU 20POS M50-3901042 Harwin Inc
1 L1 1µH FERRITE_0603 FIXED IND 1µH 950MA
200MΩ SMD DFE18SAN1R0MG0L Murata
4R1, R2, R5,
R6 OPEN R_0402 RES, 1/10W, 0402, SMD,RoHS OPEN Any
1 R3 1M R_0402 RES SMD 1% 1/10W
0603 ANY Any
1 R4 0.3 R_0603 RES SMD 1% 1/10W
0603 ANY Any
1TP1LX1 TEK131-5031-00-
PC
PCB Test Point, Through
Hole Mount, 1.72 mm 131-5031-00 Mouser
1TP2LX2 TEK131-5031-00-
PC
PCB Test Point, Through
Hole Mount, 1.72 mm 131-5031-00 Mouser
1 TP3 VOUT TEK131-5031-00-
PC
PCB Test Point, Through
Hole Mount, 1.72 mm 131-5031-00 Mouser
1 TP4 VIN TP_PC TERM TURRET SINGLE
L = 5.84MM TIN
2110-2-00-80-00-00-
07-0 Mill-Max
1 TP5 VOUT TP_PC TERM TURRET SINGLE
L = 5.84MM TIN
2110-2-00-80-00-00-
07-0 Mill-Max
2 TP6, TP7 GND TP_PC TERM TURRET SINGLE
L = 5.84MM TIN
2110-2-00-80-00-00-
07-0 Mill-Max
1U1
ISL9122AIRNZ
-T
DFN8_79x118_19
7Low IQ Buck-Boost (DFN) ISL9122AIRNZ Renesas
Electronics
1J4
Shunt installed
between 1-2 2.54mm
Headers & Wire Housings
Mini Jumper GF 6.0MM
Close
151-8010-E Kobiconn

R12UZ0080EU0102 Rev.1.02 Page 12
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
2.6 Board Layouts
2.6.1 ISL9122AIIN-EVZ Board Layout
Figure 9. Top Layer Silk Screen
Figure 10. Inner Layer 2

R12UZ0080EU0102 Rev.1.02 Page 13
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
Figure 11. Inner Layer 3
Figure 12. Bottom Layer Silk Screen

R12UZ0080EU0102 Rev.1.02 Page 14
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
2.6.2 ISL9122AIRN-EVZ Board Layout
Figure 13. Top Layer Silk Screen
Figure 14. Inner Layer 2

R12UZ0080EU0102 Rev.1.02 Page 15
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
Figure 15. Inner Layer 3
Figure 16. Bottom Layer Silk Screen

R12UZ0080EU0102 Rev.1.02 Page 16
Apr 1, 2022
ISL9122AIIN-EVZ, ISL9122AIRN-EVZ Evaluation Board Manual
3. Ordering Information
4. Revision History
Part Number Description
ISL9122AIIN-EVZ Evaluation board for ISL9122AIINZ
ISL9122AIRN-EVZ Evaluation board for ISL9122AIRNZ
Revision Date Description
1.02 Apr 1, 2022
Updated format to latest template.
Updated Specification: Up to 500mA output current (VIN > VOUT > 2.5V)
Added Figure 2.
Updated section 1.2 and 1.3.
Updated section 2, PCB Layout Guidelines.
Updated schematics, Figure 7 and 8.
Updated BOMs.
1.01 Oct 1, 2020 Updated Ordering Information table.
Updated BOMs
1.00 Aug 18, 2020 Initial release

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com
Contact Information
For further information on a product, technology, the most
up-to-date version of a document, or your nearest sales
office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)