Texas Instruments DRV603EVM User manual

User's GuideSLOU252A – December 2008 – Revised January 2009
DRV603EVM
DRV603EVM
This user’s guide describes the operation of the DRV603 evaluation module. This document also providesmeasurement data and design information including a schematic, bill of materials, and printed circuit board(PCB) layout drawings.
Contents1 Overview ...................................................................................................................... 22 Quick Setup................................................................................................................... 33 On/Off Sequence ............................................................................................................ 44 Component Selection ....................................................................................................... 55 Layout Recommendations .................................................................................................. 66 DRV603EVM Performance ................................................................................................. 67 Related Documentation from Texas Instruments ...................................................................... 158 Design Documentation .................................................................................................... 15
List of Figures
1 DRV603EVM Functional Block Diagram .................................................................................. 32 Power-Up/-Down Sequence ................................................................................................ 43 Differential Input, Second-Order, Active Low-Pass Filter ............................................................... 54 THD+N versus Voltage (Analog Input) .................................................................................... 85 THD+N versus Voltage (Digital Input) ..................................................................................... 86 THD+N versus Frequency (Analog Input) ................................................................................ 97 THD+N versus Frequency (Digital Input, 0 dBFS) ...................................................................... 98 FFT Spectrum with –60-dBFS Tone (Analog Input) ................................................................... 109 FFT Spectrum with –60-dBFS Tone (Digital Input) .................................................................... 1010 Idle Noise FFT Spectrum (Analog Input) ................................................................................ 1111 Idle Noise FFT Spectrum (Digital Input) ................................................................................. 1112 Channel Separation (Analog Input) ...................................................................................... 1213 Channel Separation (Digital Input) ....................................................................................... 1214 Frequency Response (Analog Input) .................................................................................... 13DirectPath is a trademark of Texas Instruments.Blu-ray Disc is a trademark of Blu-ray Disc Association.TOSLINK is a trademark of Toshiba Corporation.All other trademarks are the property of their respective owners.
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 1Submit Documentation Feedback

1 Overview
Overview www.ti.com
15 Frequency Response (Digital Input) ..................................................................................... 1316 Pop/Click (Enable) ......................................................................................................... 1417 Pop/Click (Disable) ......................................................................................................... 1418 DRV603EVM Schematic: DRV603 ....................................................................................... 1519 DRV603EVM Schematic: Digital-to-Analog Converter and Source Select ......................................... 1620 DRV603EVM Schematic: S/PDIF Receiver ............................................................................. 1621 DRV603EVM Schematic: TOSLINK and Power Supply .............................................................. 1722 DRV603EVM PCB Component Placement ............................................................................. 2023 DRV603EVM PCB Top Layer ............................................................................................ 2124 DRV603EVM PCB Bottom Layer ........................................................................................ 21
List of Tables
1 Key Parameters .............................................................................................................. 32 Recommended Supply Voltage ............................................................................................ 43 DRV603EVM Filter Specifications ......................................................................................... 64 General Test Conditions .................................................................................................... 65 Electrical Data ................................................................................................................ 76 Audio Performance Analog Input .......................................................................................... 77 Audio Performance Digital Input ........................................................................................... 78 Physical Specifications ...................................................................................................... 79 Related Documentation.................................................................................................... 1510 Bill of Materials ............................................................................................................. 1811 PCB Specifications ......................................................................................................... 19
The DRV603EVM customer evaluation module (EVM) demonstrates the capabilities and operation of theDRV603 integrated circuit from Texas Instruments.
The DRV603 is a 2-V
RMS
pop-free stereo line driver designed to allow removal of the output dc-blockingcapacitors in audio applications to reduce component count and overall cost. The device is ideal forsingle-supply electronics where size and cost are critical design parameters.
Designed using TI’s patented DirectPath™ technology, the DRV603 is able to drive 2 V
RMS
into a 2.5-k Ωload with a 3.3-V supply voltage and more than 3 V
RMS
with a 5-V supply voltage. The device hasdifferential inputs and uses external gain-setting resistors that support a gain range of ±1 V/V to ±10 V/V,and line outputs that have ±8 kV IEC electrostatic discharge (ESD) protection. The DRV603 also hasbuilt-in shutdown control for pop-free on/off control.
Using the DRV603 in audio product applications can reduce component counts considerably compared totraditional methods of generating a 2-V
RMS
to 3-V
RMS
output. The DRV603 does not require a powersupply greater than 3.3 V to generate its 5.6-V
PP
output or greater than 5 V to generate its 9-V
PP
output,nor does it require a split-rail power supply. The DRV603 integrates its own charge pump to generate anegative supply rail that provides a clean, pop-free, ground-biased 2-V
RMS
to 3-V
RMS
output. The DRV603is available in a 14-pin TSSOP package.
This EVM is configured with one TOSLINK™ digital audio S/PDIF input and two RCA phono inputconnectors for analog input; the analog or digital input is selected with pin headers. The pin headers canalso be used to feed balanced analog audio into the DRV603. The output signal is available on two RCAphono connectors. The power supply is connected via a two-pin, 2,54-mm header.
This evaluation board is designed for testing applications such as set-top boxes, LCD/PDP TVs, Blu-rayDisc™ DVD players, DVD mini-component systems, home theater-in-a-box (HTIB) systems, orsoundcards.
This document presents EVM specifications, audio performance measurements graphs, and designdocumentation that includes complete circuit descriptions, schematic diagrams, a parts list, and PCBlayout design. Gerber (layout) files are available from the TI web site at www.ti.com .
2DRV603EVM SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

1.1 DRV603EVM Features
Input
On/Off
Right Right
Digital
Left Left
DIR9001 PCM1793
+7 V Linear
Regulator
DRV603
Output
2 Quick Setup
www.ti.com Quick Setup
Throughout this document, the abbreviation EVM and the term evaluation module are synonymous withthe DRV603EVM.
The DRV603EVM has these features:•Two-channel evaluation module (double-sided, plated-through PCB layout)•2-V
RMS
line output•Single-ended or balanced analog input•Digital S/PDIF TOSLINK input•No output capacitor required•Shutdown button
Figure 1 illustrates the functional diagram for the EVM. Table 1 summarizes the key parameters.
Figure 1. DRV603EVM Functional Block Diagram
Table 1. Key Parameters
Key Parameters Specification/Unit
Supply Voltage 7 VNumber of Channels TwoLoad Impedance 2.5 k Ω(min)Output Voltage 3 V
RMS
Dynamic Range: Analog Input > 112 dBDynamic Range: Digital Input > 108 dB
This section describes the DRV603EVM board with regard to the power supply and system interfaces. Itprovides information about handling and unpacking the DRV603EVM, absolute operating conditions, and adescription of the factory default switch and jumper configurations.
The following subsections provide a step-by-step guide to configuring the DRV603EVM for deviceevaluation.
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 3Submit Documentation Feedback

2.1 Electrostatic Discharge Notice
2.2 Unpacking the EVM
2.3 Power-Supply Setup
3 On/Off Sequence
PVDD
Enable
> 50 sm> 50 sm
On/Off Sequence www.ti.com
CAUTION
Many of the components on the DRV603EVM are susceptible to damage byelectrostatic discharge (ESD). Customers are advised to observe proper ESDhandling precautions when unpacking and handling the EVM, including the useof a grounded wrist strap at an approved ESD workstation.
Failure to observe proper ESD handling procedures may result in damage toEVM components.
Upon opening the DRV603EVM package, ensure that the following items are included:•One DRV603EVM evaluation board, including:– One DRV603PW device
If either item is missing, please contact the Texas Instruments Product Information Center nearest you toinquire about a replacement.
A single power supply is required to power up the EVM. The power supply is connected to the EVM boardusing a two-pin, 2,54-mm header (J10). Table 2 lists the recommended supply voltage.
Table 2. Recommended Supply Voltage
Description Voltage Limitations Current Requirement Cable
Power supply 7 V 0.10 A —
CAUTION
Applying voltages above the limitations given in Table 2 may cause permanentdamage to your hardware.
For minimum click and pop interference during device power on and power off, the DRV603 Enable pin(pin 5) should be held low, primarily because of pre-charging of the ac-coupled input capacitors. Thepreferred power-up/-down sequence is shown in Figure 2 .
Figure 2. Power-Up/-Down Sequence
This sequence is controlled by the onboard power-supply monitor, U95.
DRV603EVM 4 SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

4 Component Selection
4.1 Charge Pump
4.2 Power-Supply Decoupling Capacitors
4.3 Using the DRV603 as a Differential Input, Second-Order, Low-Pass Filter
R2
R2
R1R3C1
C1
C3
R1R3
C3
-In
+In
C2
DRV603
www.ti.com Component Selection
The charge pump flying capacitor, C13, serves to transfer charge during the generation of the negativesupply voltage. The PVSS capacitor must be at least equal to the charge pump capacitor in order to allowa maximum charge transfer. Low equivalent series resistance (ESR) capacitors are an ideal selection, witha typical value of 1 µF. Capacitor values less than 1 µF can be used, but the maximum output can bereduced. It is therefore recommended to validate the design with thorough testing.
The DRV603 is a DirectPath™ line driver amplifier that requires adequate power-supply decoupling toensure that noise and total harmonic distortion (THD) are low. A good low ESR ceramic capacitor, C12(1 µF typical), placed as close as possible to the device V
DD
leads is the best option. Placing thisdecoupling capacitor close to the DRV603 device is important for amplifier performance. For filteringlower-frequency noise signals, a 10- µF or greater capacitor placed near the audio amplifier may also help,but is not required in most applications because of the high PSRR of the DRV603.
The charge pump circuit does apply ripple current on the V
DD
line, and an LC or RC filter may be neededif noise-sensitive audio devices share the V
DD
supply.
Several audio digital-to-audio converters (DACs) used in typical consumer applications require an externallow-pass filter to remove out-of-band noise. This function is also possible with the DRV603; the EVM isconfigured as a 50-kHz, second-order active Butterworth filter to accomplish this filtering using an MFB(Multiple Feed Back) topology with a differential input. Furthermore, the DRV603 requires an ac-couplingcapacitor to remove dc content from the source.
The recommended component values can be calculated with the help of the TI FilterPro active filter designprogram available at http://focus.ti.com/docs/toolsw/folders/print/filterpro.html on the TI web site. Figure 3illustrates the circuit design for this configuration.
Figure 3. Differential Input, Second-Order, Active Low-Pass Filter
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 5Submit Documentation Feedback

5 Layout Recommendations
5.1 SGND and PGND Connections
6 DRV603EVM Performance
Layout Recommendations www.ti.com
Figure 3 uses the component references also used in the FilterPro software. Various recommendation forfilter and gain settings are listed in Table 3 .
Table 3. DRV603EVM Filter Specifications
C23, C27, C24, C26, R23, R24, R22, R27, R25, R26,EVM Reference Designators
C28, C32 C25, C30 C29, C31 R29, R30 R28, R33 R31, R32
Gain High Pass Low Pass C1 C2 C3 R1 R2 R3
–1 V/V 1.6 Hz 40 kHz 100 pF 680 pF 10 µF 10 k Ω10 k Ω24 k Ω–1.5 V/V 1.3 Hz 40 kHz 68 pF 680 pF 15 µF 8.2 k Ω12 k Ω30 k Ω–2 V/V 1.6 Hz 40 kHz 33 pF 150 pF 6.8 µF 15 k Ω30 k Ω47 k Ω–2 V/V 1.6 Hz 30 kHz 47 pF 470 pF 6.8 µF 15 k Ω30 k Ω43 k Ω–3.33 V/V 1.2 Hz 40 kHz 33 pF 470 pF 10 µF 13 k Ω43 k Ω43 k Ω–10 V/V 0.6 Hz 30 kHz 22 pF 1 nF 22 µF 4.7 k Ω47k Ω27 k Ω
The resistor values should be low value to achieve low noise, but should be of high enough value toobtain a small size ac-coupling capacitor.
The MFB topology demands a unity-gain stable op amp. If this condition can be relaxed for a specificapplication, a capacitor from the inverting input to GND of the same value as C
1
can be used. Thisalternate configuration increases the high-frequency gain to 2.
The SGND and GND pins of the DRV603 must be routed separately back to the decoupling capacitor inorder to facilitate proper device operation. If the SGND pins are connected directly to each other, thedevice functions without risk of failure, but noise and THD performance can be reduced.
On the DRV603EVM, a star ground routing pattern is used; the star point is located directly below theDRV603 device itself.
This section discusses the DRV603EVM overall performance in key parametric areas. Table 4 throughTable 8 summarize the EVM specifications.
Note: All electrical and audio specifications are typical values.
Table 4. General Test Conditions
(1)
General Test Conditions Notes
Supply voltage 7.0 VLoad impedance 2.5 k ΩInput signal 1 kHz sine Digital audio TOSLINK S/PDIFMeasurement filter AES17
(1)
These test conditions are used for all tests, unless otherwise specified.
DRV603EVM 6 SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

www.ti.com DRV603EVM Performance
Table 5. Electrical Data
Electrical Data Notes/Conditions
Output voltage, 2500 Ω3.4 V
RMS
1 kHz, THD+N = 1%, T
A
= +25 °COutput voltage, 100 k Ω3.5 V
RMS
1 kHz, THD+N = 1%, T
A
= +25 °C1 kHz, V
O
= 2 V
RMS
, including linearSupply current < 90 mA
regulator and LED
Table 6. Audio Performance Analog Input
Audio Performance Analog Input Notes/Conditions
THD+N, 2.5 k Ω0.02 V
RMS
< 0.070 % 1 kHz (Noise limited)THD+N, 2.5 k Ω0.2 V
RMS
< 0.007 % 1 kHz (Noise limited)THD+N, 2.5 k Ω2 V
RMS
< 0.002 % 1 kHzDynamic range > 112 dB Ref: 2 V
RMS
, A-weighted, AES17 filterNoise voltage < 6 µV
RMS
A-weighted, AES17 filterDC offset < 1 mV No signal, 2.5-k ΩloadChannel separation > 90 dB 1 kHz, 2 V
RMS
Frequency response: 20 Hz to 20 kHz ±0.5 dB 2 V
RMS
/ 2.5 k Ω
Table 7. Audio Performance Digital Input
Audio Performance Digital Input Notes/Conditions
THD+N, 2.5 k Ω0.02 V
RMS
< 0.070 % 1 kHz (Noise limited)THD+N, 2.5 k Ω0.2 V
RMS
< 0.007 % 1 kHz (Noise limited)THD+N, 2.5 k Ω2 V
RMS
< 0.002 % 1 kHzDynamic range > 109 dB Ref: 2 V
RMS
, A-weighted, AES17 filterNoise voltage < 9 µV
RMS
A-weighted, AES17 filterDC offset < 1 mV No signal, 2.5-k ΩloadChannel separation > 90 dB 1 kHz, 2 V
RMS
Frequency response: 20 Hz to 20 kHz ±0.5 dB 2 V
RMS
/ 2.5 k Ω
Table 8. Physical Specifications
Physical Specifications Notes/Conditions
PCB dimensions 70 ×70 ×25 mm Width ×Length ×Height (mm)Total weight 40 g Components + PCB + Mechanics
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 7Submit Documentation Feedback

6.1 THD+N versus Voltage
100 m50 m 500 m 15
Voltage (V )
RMS
10
1
0.1
0.01
0.001
0.0001
THD+N (%)
2.5 kW
100 m50 m 500 m 15
Voltage (V )
RMS
10
1
0.1
0.01
0.001
0.0001
THD+N (%)
2.5 kW
DRV603EVM Performance www.ti.com
Up to approximately 1 V
RMS
, THD+N is dominated by the noise element for both the analog input and thedigital input, respectively, as shown in Figure 4 and Figure 5 . 0.001% equals –100 dB for both graphs.
Figure 4. THD+N versus Voltage (Analog Input)
Figure 5. THD+N versus Voltage (Digital Input)
DRV603EVM 8 SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

6.2 THD+N vs Frequency
10
1
0.1
0.01
0.001
0.0001
THD+N (%)
20 100 500 1 k 5 k 10 k 20 k
Frequency (Hz)
Load: 2.5 kW
200 mVRMS
2 VRMS
10
1
0.1
0.01
0.001
0.0001
THD+N (%)
20 100 500 1 k 5 k 10 k 20 k
Frequency (Hz)
200 mVRMS
2 VRMS
48 kHz Full-Scale
Load: 2.5 kW
www.ti.com DRV603EVM Performance
Figure 6 and Figure 7 illustrate characteristic performance for THD+N versus frequency.
Figure 6. THD+N versus Frequency (Analog Input)
Figure 7. THD+N versus Frequency (Digital Input, 0 dBFS)
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 9Submit Documentation Feedback

6.3 FFT Spectrum with –60dBFS Tone
0
10
20
30
40
100
110
120
130
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
50
60
70
80
90
140
150
dBrA (dB)
048 12 16 20 22
Frequency (kHz)
0
10
20
30
40
100
110
120
130
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
50
60
70
80
90
140
150
dBrA (dB)
048 12 16 20 22
Frequency (kHz)
DRV603EVM Performance www.ti.com
For the FFT plot shown in Figure 8 , the reference voltage is 3 V
RMS
and the FFT size is 16 k.
Figure 8. FFT Spectrum with –60-dBFS Tone (Analog Input)
For the FFT plot shown in Figure 9 , the reference voltage is 2.1 V
RMS
and the FFT size is 16 k.
Figure 9. FFT Spectrum with –60-dBFS Tone (Digital Input)
For both FFT plots, the digital input, noise, and dynamic range are: 7.7 µV
RMS
, 108.5 dB referenced to 2.1V
RMS
, A-weighted.
DRV603EVM 10 SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

6.4 Idle Noise FFT Spectrum
0
10
20
30
40
100
110
120
130
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
50
60
70
80
90
140
150
dBrA (dB)
0 10 20 30 40 50 60 70 80 90 95
Frequency (kHz)
0
20
40
60
80
100
120
140
-
-
-
-
-
-
-
dBrA (dB)
0 20 40 60 80 100
Frequency (kHz)
www.ti.com DRV603EVM Performance
For both analog and digital inputs, as shown in Figure 10 and Figure 11 respectively, the referencevoltage is 2 V
RMS
and the FFT size is 16 k.
Figure 10. Idle Noise FFT Spectrum (Analog Input)
Figure 11. Idle Noise FFT Spectrum (Digital Input)
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 11Submit Documentation Feedback

6.5 Channel Separation
20
10
0
10
20
30
40
50
60
70
80
90
100
110
120
-
-
-
-
-
-
-
-
-
-
-
-
dBrA (dB)
20 100 500 1 k 5 k 10 k 20 k
Frequency (Hz)
Left-to-Right
Right-to-Left
0 dB (3 V )
RMS
20
10
0
10
20
30
40
50
60
70
80
90
100
110
120
-
-
-
-
-
-
-
-
-
-
-
-
dBrA (dB)
20 100 500 1 k 5 k 10 k 20 k
Frequency (Hz)
Right-to-Left
Left-to-Right
0 dB (2.1 V )
RMS
DRV603EVM Performance www.ti.com
Figure 12 illustrates the channel separation for the analog input. Figure 13 shows the channel separationfor the digital input.
Figure 12. Channel Separation (Analog Input)
Figure 13. Channel Separation (Digital Input)
DRV603EVM 12 SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

6.6 Frequency Response
10 100 1 k 10 k 200 k 100 k
Frequency (Hz)
4
3
2
1
0
1
2
3
4
5
6
7
8
-
-
-
-
-
-
-
-
-
-
9
10
dBrA (dB)
1 V Output
RMS
10 100 1 k 10 k 30 k
Frequency (Hz)
4
3
2
1
0
1
2
3
4
5
6
7
8
-
-
-
-
-
-
-
-
-
-
9
10
dBrA (dB)
48 kHz Sample Rate
2.1 V Output
RMS
www.ti.com DRV603EVM Performance
Figure 14 and Figure 15 show the frequency response for the analog and digital inputs, respectively.
Figure 14. Frequency Response (Analog Input)
Figure 15. Frequency Response (Digital Input)
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 13Submit Documentation Feedback

6.7 Pop/Click (Enable)
6.8 Pop/Click (Disable)
Enable
Output
100 mV/div
0 V Input
Output
2 V/div
Enable
1 V Input
2 V Output
DRV603EVM Performance www.ti.com
The characteristic performance for pop and click interference is shown with and without an input signalapplied, with a load of 2.5 k Ω. Measurement results are presented in a time domain format.
For Figure 16 , the power supply is applied, and then the shutdown signal is released. The shutdown signaltriggers the measuring system.
Figure 16. Pop/Click (Enable)
As with Section 6.7 , characteristic performance for pop and click interference is shown with and without aninput signal applied, with a load of 2.5 k Ω. Measurement results are again presented in a time domainformat.
Figure 17. Pop/Click (Disable)
DRV603EVM 14 SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

7 Related Documentation from Texas Instruments
8 Design Documentation
8.1 Schematics
Line Driver
J22
Phono socket
2
3
4
1
R19
4.7R
12
C12
1uF
2 1
J21
Phono socket
2
3
4
1
GND
C14
1uF
2 1
C13
1uF
21
R18 4.7R
1 2
GND
GND
GND
GND
R90
4.7R
12
C96
10uF
12
VSUP
GND
C35
220pF
2 1
+5V
GNDGND
LD_R_P
LD_R_M
R28 5.60k
1 2
R29
5.60k
12
/POR
C28
220pF
2 1
C29 10uF
12
C30
470pF
2 1
C31 10uF
12
R30
5.60k
12
R31
5.60k
12
R32
5.60k
12
R33
5.60k
1 2
C32
220pF
21
GND GND
LD_L_P
U97
DRV603
+INR
1
-INR
2
OUTR
3
SGND
4
EN
5
PVSS
6
CN
7CP 8
PVDD 9
PGND 10
UVP 11
OUTL 12
-INL 13
+INL 14
GND
LD_L_M
C36
220pF
2 1
GND
R93
22k
1 2
R91
2.2k
12
R22
5.60k
12
R23
5.60k
1 2
C23
220pF
2 1
GND
C24 10uF
1 2
C34
33pF
2 1
C25
470pF
2 1
C26 10uF
1 2
R24
5.60k
1 2
R25
5.60k
1 2
R26
5.60k
1 2
R27
5.60k
1 2
C27
220pF
21
C33
33pF
2 1
GND
R92
10k
12
Output
LEFT
Output
RIGHT
www.ti.com Related Documentation from Texas Instruments
The following related documents are available through the Texas Instruments web site athttp://www.ti.com .These documents have detailed descriptions of the integrated circuits used in the designof the DRV603EVM.
Table 9. Related Documentation
Part Number Literature Number
DRV603 SLOS617DIR9001 SLLS843PCM1789 SBAS451TPS3825-33 SLVS165TLV1117-50 SLVS561TLV1117-33 SLVS561
Figure 18. DRV603EVM Schematic: DRV603
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 15Submit Documentation Feedback

VCC
R34
1.80k
1 2
DAC_L_P
J11
Phono socket
2
3
4
1
R69
220k
1 2
J12
Phono socket
2
3
4
1
GND
DAC_R_P
R35
1.80k
1 2
DAC_R_M
GND
GND
J15
Shunt Header
1
2
3
J16
Shunt Header
1
2
3
DAC_R_P
GND
LD_R_M
LD_R_P
R36
1.80k
1 2
R37
1.80k
1 2
U96
PCM1789
LRCK
1
BCK
2
DIN
3
RST
4
SCKI
5
VDD
6
DGND
7
VCC1
8
VCOM
9
AGND1
10
VOUTL+
12 VOUTR+ 13
VOUTL-
11 VOUTR- 14
VCC2 16
AGND2 15
AMUTEI 17
ZERO2 18
ZERO1 19
MODE 20
MD/SDA/DEMP 21
MC/SCL/FMT 22
MS/ADR0/RSV 23
ADR5/ADR1/RSV 24
LD_L_P
DAC
LRCK
DATA
+3.3V
BCK
DAC_L_M
C71
10uF
12
GND
/POR
MCLK
C72
10uF
12
C73
100nF
2 1
LD_L_M
R68
4.7R
12
GND
DAC_R_M
GND
DAC_L_P
DAC_L_M
VCC
+5V
C63
10uF
12
C64
100nF
2 1
R61
4.7R
12
GND
/DAC-MUTE
C74
100nF
2 1
J13
Shunt Header
1
2
3
J14
Shunt Header
1
2
3
RIGHT
LEFT
Source Select
Analog Input / Digital Input
RXIN
S/PDIF
GND
Q51
PMBT2222
1
32
D51
Red
R57
1.0k
12
R59
10k
12
R62
220R
12
GND
/DAC-MUTE
C56
68nF
21
/POR
C57
4.7nF
21
GND
C65
10uF
12
R64
4.7R
12
R65
680R
1 2
C66
10uF
12
R66
4.7R
12
C67
100nF
2 1
R67
4.7R
12
U51
DIR9001
AUDIO
1
FSOUT0
2
FSOUT1
3
SCKO
4
VDD
5
DGND
6
XTO
7
XTI
8
CLKST
9
LRCKO
10
BCKO
11
DOUT
12
PSCK0
13
PSCK1
14
CKSEL 28
ERROR 27
FMT1 26
FMT0
25
VCC
24
AGND 23
FILT 22
RST 21
RXIN 20
RSV 19
BFRAME
18
EMPH
17
UOUT 16
COUT 15
C68
100nF
2 1
GNDGND
MCLK
+3.3V
+3.3V
DATA
LRCK
BCK
+3.3V
UNLOCK
Design Documentation www.ti.com
Figure 19. DRV603EVM Schematic: Digital-to-Analog Converter and Source Select
Figure 20. DRV603EVM Schematic: S/PDIF Receiver
16 DRV603EVM SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

RXIN
TORX
R63
4.7R
1 2
GND
+3.3V
C69
100nF
2 1
C70
10uF
12
GND
J51
Toslink Optic al Rec eiver
OUT 1
GND 2
VCC 3
NC 4
NC 5
DIGITAL INPUT
Power Supply
J10
Header
1
2
+5V
+5V
SW90
Switch
1 3 6 4
5 2
AMP ON/OFF
GND
GND
C95
1nF
2 1
GND
GND
VSUP
/POR
U90 TLV1117-33C
IN
3OUT 2
GND
1
OUT 4
D95
Green
R95
220R
12
GND
C91
100nF
2 1
U91 TLV1117-50C
IN
3OUT 2
GND
1
OUT 4
C92
100nF
2 1
C94
100nF
2 1
C93
10uF
12
C97
10uF
12
C90
10uF
12
+5V
+3.3V
GND
C98
100nF
2 1
GND
+7V
U95
TPS3825-50
RESET
1
GND
2
RESET
3MR 4
VDD 5
POWER
www.ti.com Design Documentation
Figure 21. DRV603EVM Schematic: TOSLINK and Power Supply
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 17Submit Documentation Feedback

8.2 Parts ListDesign Documentation
www.ti.com
The bill of materials (BOM) for the DRV603EVM is listed in Table 10 .
Table 10. Bill of Materials
Qty Part Reference Description Manufacturer Mfr Part No
3 C12, C13, C14 Ceramic 1 µF / 16 V / 20% X7R 0805 BC Components 0805B105M160NTCapacitor6 C23, C27, C28, C32, C35, Ceramic 220 pF / 50 V / 10% NP0 0603 BC Components 0603N221K500NTC36 Capacitor14 C24, C26, C29, C31, C63, Electrolytic 10 µF / 16 V / 20% Aluminium 2 Panasonic ECA1CM100C65, C66, C70, C71, C72, mm ×5 mm M Series - General PurposeC90, C93, C96, C97 Capacitor2 C25, C30 Ceramic 470 pF / 50 V / 10% NP0 0805 BC Components 0805N471K500NTCapacitor2 C33, C34 Ceramic 33 pF / 50 V / 10% NP0 0603 BC Components 0603N330K500NTCapacitor1 C56 Ceramic 68 nF / 16 V / 20% X7R 0603 BC Components 0603B683M160NTCapacitor1 C57 Ceramic 4.7 nF / 50 V / 20% X7R 0603 BC Components 0603B472M500NTCapacitor5 C64, C67, C68, C73, C74 Ceramic 100 nF / 50 V / 20% X7R 0603 Vishay VJ0603Y104MXACapacitor5 C69, C91, C92, C94, C98 Ceramic 100 nF / 16 V / 20% X7R 0603 Vishay VJ0603Y104MXJCapacitor1 C95 Ceramic 1 nF / 50 V / 10% NP0 0603 BC Components 0603N102K500NTCapacitor1 D51 Light Emitting Red Red LED (0603) Toshiba TLSU10081 D95 Light Emitting Green Green LED (0603) Toshiba TLGU10081 J10 2 pins / 1 row / 2.54-mm Pitch Vertical Male Molex 22-27-2021Friction Lock Pin Header4 J11, J12, J21, J22 Horizontal Female with Switch Coax Phono Chunfeng RJ843-4WSocket4 J13, J14, J15, J16 3 pins / 1 row / 2.54-mm Pitch Vertical Male Samtec TSW-107-07-T-TShunt Header1 J51 Toslink Optical Receiver, Toslink Receiver, Toshiba TORX147PL3.3 V Special Function4 JUMPER13, JUMPER14, 2 pins / 1 row / 2.54-mm Pitch Horizontal Molex 15-29-1024JUMPER15, JUMPER16 Female Black Shunt1 PCB11 A852-PCB-001_2.00 / DRV603EVM Printed Printline A852-PCB-Circuit Board (ver. 2.00) 001(2.00)1 Q51 600 mA / 40 V NPN Small-signal PMBT2222 Philips PMBT2222Transistor (SOT-23)9 R18, R19, R61, R63, R64, 4.7 R / 100 mW / 5% / 0603 Thick Film Yageo RC0603JR-074R7LR66, R67, R68, R90 Resistor12 R22, R23, R24, R25, R26, 5.60 k / 100 mW / 1% / 0603 Thick Film Yageo RC0603FR-075K6LR27, R28, R29, R30, R31, ResistorR32, R334 R34, R35, R36, R37 1.80 k / 100 mW / 1% / 0603 Thick Film Yageo RC0603FR-071K8LResistor1 R57 1.0 k / 100 mW / 5% / 0603 Thick Film Yageo RC0603JR-071KLResistor2 R59, R92 10 k / 100 mW / 5% / 0603 Thick Film Yageo RC0603JR-0710KLResistor2 R62, R95 220 R / 100 mW / 5% / 0603 Thick Film Yageo RC0603JR-07220RLResistor1 R65 680 R / 100 mW / 5% / 0603 Thick Film Yageo RC0603JR-07680RLResistor
18 DRV603EVM SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback

8.3 PCB Specification
www.ti.com Design Documentation
Table 10. Bill of Materials (continued)
Qty Part Reference Description Manufacturer Mfr Part No
1 R69 220 k / 100 mW / 5% / 0603 Thick Film Yageo RC0603JR-07220KLResistor1 R91 2.2 k / 100 mW / 5% / 0603 Thick Film Yageo RC0603JR-072K2LResistor1 R93 22 k / 100 mW / 5% / 0603 Thick Film Yageo RC0603JR-0722KLResistor1 SW90 Switch DPDT PCB Mount Switch NKK-Nikkai G-22-AP1 U51 DIR9001 / 96-kHz Digital Audio Receiver Texas Instruments DIR9001PW(TSSOP28)1 U90 TLV1117-33C / 3.3-V / 800-mA Positive Texas Instruments TLV1117-33CDCYRVoltage Regulator (SOT4-DCY)1 U91 TLV1117-50C / 5.0-V / 800-mA Positive Texas Instruments TLV1117-50CDCYRVoltage Regulator (SOT4-DCY)1 U95 TPS3825-50 / 5.0-V Supply Voltage Texas Instruments TPS3825-50DBVTSupervisor (SOP5-DBV)1 U96 PCM1789 / 24-Bit, 192-kHz, Enhanced Texas Instruments PCM1789PWMulti-Level Delta-Sigma, Audio Stereo DAC(TSSOP24-PW)1 U97 DRV603 / DirectPath™ Differential Audio Texas Instruments DRV603PWLine Driver with ext. gain setting and UVP(TSSOP14-PW)
Table 11 summarizes the specifications for the evaluation board PCB.
Table 11. PCB Specifications
Board Identification A852-PCB-001(2.00)
Board type Double-sided plated-through boardLaminate type FR4Laminate thickness 1,0 mmCopper thickness 35 µm (including plating exterior layers)Copper plating of holes > 25 µmMinimum hole diameter 0,3 mmSilkscreen, component side White; remove silkscreen from solder andpre-tinned areasSilkscreen, solder side NoneSoldermask, component side GreenSoldermask, solder side GreenProtective coating Solder coating and chemical silver on free copperElectrical test PCB must be electrically testedManufactured to PERFAG 2E (www.perfag.dk )Aperture table PERFAG 10A (www.perfag.dk )Board dimensions 60 mm x 90 mm
SLOU252A – December 2008 – Revised January 2009 DRV603EVM 19Submit Documentation Feedback

8.4 PCB Layers
Design Documentation www.ti.com
Gerber files are available for download at the DRV603EVM product folder page on the TI web site.Component placement and board layout are illustrated in Figure 22 ,Figure 23 , and Figure 24 ,respectively.
Note: Board layouts are not to scale. These figures are intended to show how the board is laid out;they are not intended to be used for manufacturing DRV603EVM PCBs.
Figure 22. DRV603EVM PCB Component Placement
20 DRV603EVM SLOU252A – December 2008 – Revised January 2009Submit Documentation Feedback