
4.9.1 Calibration................................................................................................................................................................. 53
4.9.2 Coulomb Counter Offset............................................................................................................................................53
4.9.3 Board Offset...............................................................................................................................................................53
4.9.4 Int Temp Offset.......................................................................................................................................................... 53
4.9.5 Ext Temp Offset......................................................................................................................................................... 53
4.9.6 Pack VOffset..............................................................................................................................................................53
4.9.7 Internal Temp Model.................................................................................................................................................. 53
4.9.8 Ext a Coef and Ext b Coef......................................................................................................................................... 54
4.9.9 Filter...........................................................................................................................................................................54
4.9.10 Deadband................................................................................................................................................................ 54
4.9.11 CC Deadband.......................................................................................................................................................... 54
4.9.12 SOC Flag Configuration A (SOC Flag Config A) Register.......................................................................................54
4.9.13 SOC Flag Configuration B (SOC Flag Config B) Register.......................................................................................55
4.9.14 CEDV Gauging Configuration (CEDV Config) Register.......................................................................................... 56
4.9.15 EMF......................................................................................................................................................................... 57
4.9.16 C0............................................................................................................................................................................ 57
4.9.17 R0............................................................................................................................................................................ 57
4.9.18 T0............................................................................................................................................................................ 57
4.9.19 R1............................................................................................................................................................................ 57
4.9.20 TC............................................................................................................................................................................57
4.9.21 C1............................................................................................................................................................................ 57
4.9.22 Age Factor............................................................................................................................................................... 57
4.9.23 Fixed EDV0............................................................................................................................................................. 57
4.9.24 Fixed EDV1............................................................................................................................................................. 57
4.9.25 Fixed EDV2............................................................................................................................................................. 57
4.9.26 Battery Low %......................................................................................................................................................... 57
4.9.27 Low Temp Learning................................................................................................................................................. 58
4.9.28 Overload Current..................................................................................................................................................... 58
4.9.29 Self Discharge Rate.................................................................................................................................................58
4.9.30 Electronic Load........................................................................................................................................................58
4.9.31 Near Full.................................................................................................................................................................. 58
4.9.32 Reserve Capacity.................................................................................................................................................... 58
4.9.33 Charge Efficiency.....................................................................................................................................................58
4.9.34 Discharge Efficiency................................................................................................................................................ 58
4.9.35 Qmax Cell 1 and Qmax Pack.................................................................................................................................. 58
4.9.36 Learned Full Charge Capacity.................................................................................................................................58
4.9.37 DOD at EDV2.......................................................................................................................................................... 58
4.9.38 Cycle Count............................................................................................................................................................. 58
4.9.39 Design Capacity...................................................................................................................................................... 59
4.9.40 Design Voltage........................................................................................................................................................ 59
4.9.41 Cycle Count %.........................................................................................................................................................59
4.9.42 Charge Inhibit Temp Low.........................................................................................................................................59
4.9.43 Charge Inhibit Temp High........................................................................................................................................ 59
4.9.44 Temp Hys.................................................................................................................................................................59
4.9.45 Fast Charge Current................................................................................................................................................59
4.9.46 Charging Voltage..................................................................................................................................................... 59
4.9.47 Taper Current...........................................................................................................................................................59
4.9.48 Taper Voltage...........................................................................................................................................................60
4.9.49 SOC Delta............................................................................................................................................................... 60
4.9.50 Clock Control Register.............................................................................................................................................60
4.9.51 Sleep Current.......................................................................................................................................................... 60
4.9.52 Offset Calibration Inhibit Temperature Low..............................................................................................................60
4.9.53 Offset Calibration Inhibit Temperature High.............................................................................................................60
4.9.54 Sleep Voltage Time..................................................................................................................................................60
4.9.55 Sleep Current Time..................................................................................................................................................60
4.9.56 Dsg Current Threshold............................................................................................................................................ 60
4.9.57 Chg Current Threshold............................................................................................................................................ 60
4.9.58 Quit Current............................................................................................................................................................. 61
4.9.59 Dsg Relax Time....................................................................................................................................................... 61
4.9.60 Chg Relax Time....................................................................................................................................................... 61
4.9.61 Quit Relax Time....................................................................................................................................................... 61
www.ti.com Table of Contents
SLUUBD4A – APRIL 2016 – REVISED NOVEMBER 2022
Submit Document Feedback
BQ27220 5
Copyright © 2022 Texas Instruments Incorporated