Texas Instruments MSP430x11x1 User manual

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
1
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
D Low Supply Voltage Range 1.8 V – 3.6 V
D Ultralow-Power Consumption
Low Operation Current,
1.3 µA at 4 kHz, 2.2 V
160 µA at 1 MHz, 2.2 V
D Five Power Saving Modes:
(Standby Mode: 0.8 µA,
RAM Retention Off Mode: 0.1 µA)
D Wake-Up From Standby Mode in 6 µs
D 16-Bit RISC Architecture, 125 ns
Instruction Cycle Time
D Basic Clock Module Configurations:
– Various Internal Resistors
– Single External Resistor
– 32 kHz Crystal
– High Frequency Crystal
– Resonator
– External Clock Source
D 16-Bit Timer With Three Capture/Compare
Registers
D Slope A/D Converter With External
Components
D On-Chip Comparator for Analog Signal
Compare Function or Slope A/D
Conversion
D Serial Onboard Programming
D Programmable Code Protection by Security
Fuse (C11x1 Only)
D Family Members Include:
MSP430C1111: 2KB ROM,128B RAM
MSP430C1121: 4KB ROM, 256B RAM
MSP430F1101: 1KB + 128B Flash Memory
(MTP { ), 128B RAM
MSP430F1121: 4KB + 256B Flash Memory
(MTP { ), 256B RAM
D Available in a 20-Pin Plastic Small-Outline
Wide Body (SOWB) Package and 20-Pin
Plastic Thin Shrink Small-Outline Package
(TSSOP)
description
TheTexasInstrumentsMSP430seriesisanultralow-powermicrocontrollerfamilyconsistingofseveraldevices
featuringdifferentsetsofmodulestargetedtovariousapplications.Themicrocontrollerisdesignedtobebattery
operated for an extended-application lifetime. With 16-bit RISC architecture, 16 bit integrated registers on the
CPU, and a constant generator, the MSP430 achieves maximum code efficiency. The digitally-controlled
oscillator provides fast wake-up from all low-power modes to active mode in less than 6 m s.
Typicalapplicationsincludesensorsystemsthatcaptureanalogsignals,convertthemtodigitalvalues,andthen
processthedataanddisplaythemortransmitthemtoahostsystem.StandaloneRFsensorfrontendisanother
areaof application.The I/Oport inputsprovide singleslope A/Dconversion capabilityon resistivesensors. The
MSP430x11x series is an ultralow-power mixed signal microcontroller with a built in 16-bit timer and fourteen
I/O pins. The MSP430x11x1 family adds a versatile analog comparator.
The flash memory provides added flexibility of in-system programming and data storage without significantly
increasing the current consumption of the device. The programming voltage is generated on-chip, thereby
alleviatingtheneedforanadditionalsupply,andevenallowingforreprogrammingofbattery-operatedsystems.
{ MTP = Multiple Time Programmable
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
TEST
VCC
P2.5/Rosc
VSS
XOUT
XIN
RST/NMI
P2.0/ACLK
P2.1/INCLK
P2.2/CAOUT/TA0
P1.7/TA2/TDO/TDI
P1.6/TA1/TDI
P1.5/TA0/TMS
P1.4/SMCLK/TCK
P1.3/TA2
P1.2/TA1
P1.1/TA0
P1.0/TACLK
P2.4/CA1/TA2
P2.3/CA0/TA1
DW OR PW PACKAGE
(TOP VIEW)

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
2POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
AVAILABLE OPTIONS
PACKAGED DEVICES
TAPLASTIC
20-PIN SOWB
(DW)
PLASTIC
20-PIN TSSOP
(PW)
40
°
Cto85
°
C
MSP430C1111IDW
MSP430C1121IDW MSP430F1101IPW MSP430F1121IPW
–
40°C
to
85°C
MSP430F1101IDW
MSP430F1121IDW
functional block diagram
Oscillator
System Clock
ACLK
SMCLK
1/2/4 KB ROM/
’C’: ROM
128/256B
RAM Power-on- Reset
I/O Port P1
8 I/O’s, All With
Interrupt
CPU
Incl. 16 Reg. Test JTAG
Bus
Conv.
MAB, 16 Bit
MDB, 16 Bit
MAB, 4 Bit
MDB, 8 Bit
MCB
XIN XOUT VCC VSS RST/NMI P1.0–7
DCOR
ACLK
P2.0 / ACLK
Rosc
TEST
’F’: Flash
Outx
Timer_A
3 CC
CCR0/1/2
Watchdog
Timer
15/16 Bit
MCLK
x = 0, 1, 2
ACLK
SMCLK
Outx
CCIx
CCIx
TACLK or
INCLK INCLK
Out0
CCI0
JTAG
CCIxA
TACLK
SMCLK
I/O Port P2
6 I/O’s All With
8
Capabililty
Interrupt
Capabililty
Register CCI1 Comparator-A
Input Multiplexer
RC Filtered O/P
Internal Vref
Analog Switch
P2.1 / INCLK
P2.2 / CAOUT/TA0
P2.5 / Rosc
P2.4 / CA1/TA2
P2.3 / CA0/TA1
CCI1
Flash+126/256B
Flash INFO
†
†A pulldown resistor of 30 kΩis needed on F11x1.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
3
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
TERMINAL
I/O
DESCRIPTION
NAME NO.
I/O
DESCRIPTION
P1.0/TACLK 13 I/O General-purpose digital I/O pin/Timer_A, clock signal TACLK input
P1.1/TA0 14 I/O General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output
P1.2/TA1 15 I/O General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output
P1.3/TA2 16 I/O General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output
P1.4/SMCLK/TCK 17 I/O General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for device programming
and test
P1.5/TA0/TMS 18 I/O General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input terminal for
device programming and test
P1.6/TA1/TDI 19 I/O General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input terminal
P1.7/TA2/TDO/TDI†20 I/O General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output terminal or data input
during programming
P2.0/ACLK 8 I/O General-purpose digital I/O pin/ACLK output
P2.1/INCLK 9 I/O General-purpose digital I/O pin/Timer_A, clock signal at INCLK
P2.2/CAOUT/TA0 10 I/O General-purpose digital I/O pin/Timer_A, capture: CCI0B input/comparator_A, output
P2.3/CA0/TA1 11 I/O General-purpose digital I/O pin/Timer_A, compare: Out1 output/comparator_A, input
P2.4/CA1/TA2 12 I/O General-purpose digital I/O pin/Timer_A, compare: Out2 output/comparator_A, input
P2.5/Rosc 3 I/O General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal frequency
RST/NMI 7 I Reset or nonmaskable interrupt input
TEST 1 I Select of test mode for JTAG pins on Port1. Must be tied low with less than 30 kΩ(F11x1).
VCC 2Supply voltage
VSS 4Ground reference
XIN 6 I Input terminal of crystal oscillator
XOUT 5 I/O Output terminal of crystal oscillator
†TDO or TDI is selected via JTAG instruction.
short-form description
processing unit
The processing unit is based on a consistent, and orthogonally-designed CPU and instruction set. This design
structure results in a RISC-like architecture, highly transparent to the application development, and noted for
its programming simplicity. All operations other than program-flow instructions are consequently performed as
register operations in conjunction with seven addressing modes for source, and four modes for destination
operands.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
4POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
short-form description (continued)
CPU
All sixteen registers are located inside the CPU,
providingreducedinstructionexecutiontime.This
reduces a register-register operation execution
time to one cycle of the processor.
Four registers are reserved for special use as a
programcounter,astackpointer,astatusregister,
and a constant generator. The remaining twelve
registers are available as general-purpose
registers.
Peripherals are connected to the CPU using a
data address and control buses and can be
handled easily with all instructions for memory
manipulation.
instruction set
The instructions set for this register-register architecture provides a powerful and easy-to-use assembly
language. The instruction set consists of 51 instructions with three formats and seven addressing modes.
Table 1providesasummationand exampleof thethreetypes ofinstruction formats;theaddressing modesare
listed in Table 2.
Table 1. Instruction Word Formats
Dual operands, source-destination e.g. ADD R4, R5 R4 + R5 →R5
Single operands, destination only e.g. CALL R8 PC →(TOS), R8 →PC
Relative jump, un-/conditional e.g. JNE Jump-on equal bit = 0
Most instructions can operate on both word and byte data. Byte operations are identified by the suffix B.
Examples: Instructions for word operation Instructions for byte operation
MOV EDE,TONI MOV.B EDE,TONI
ADD #235h,&MEM ADD.B #35h,&MEM
PUSH R5 PUSH.B R5
SWPB R5 —
Table 2. Address Mode Descriptions
ADDRESS MODE s d SYNTAX EXAMPLE OPERATION
Register √ √ MOV Rs, Rd MOV R10, R11 R10 →R11
Indexed √ √ MOV X(Rn), Y(Rm) MOV 2(R5), 6(R6) M(2 + R5) →M(6 + R6)
Symbolic (PC relative) √ √ MOV EDE, TONI M(EDE) →M(TONI)
Absolute √ √ MOV &MEM, &TCDAT M(MEM) →M(TCDAT)
Indirect √MOV @Rn, Y(Rm) MOV @R10, Tab(R6) M(R10) →M(Tab + R6)
Indirect autoincrement √MOV @Rn+, RM MOV @R10+, R11 M(R10) →R11, R10 + 2 →R10
Immediate √MOV #X, TONI MOV #45, TONI #45 →M(TONI)
NOTE: s = source d = destination Rs/Rd = source register/destination register Rn = register number
Program Counter
General-Purpose Register
PC/R0
Stack Pointer SP/R1
Status Register SR/CG1/R2
Constant Generator CG2/R3
R4
General-Purpose Register R5
General-Purpose Register R14
General-Purpose Register R15

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
5
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
instruction set (continued)
Computedbranches(BR)andsubroutinecalls(CALL)instructionsusethesameaddressingmodesastheother
instructions. These addressing modes provide
indirect addressing, ideally suited for computed branches and
calls.The fulluseofthisprogrammingcapabilitypermits aprogram structuredifferentfrom conventional8-and
16-bit controllers. For example, numerous routines can easily be designed to deal with pointers and stacks
instead of using flag type programs for flow control.
operation modes and interrupts
TheMSP430operating modessupportvarious advancedrequirements for ultralow-powerand ultralow energy
consumption. This is achieved by the intelligent management of the operations during the different module
operation modes and CPU states. The advanced requirements are fully supported during interrupt event
handling. An interrupt event awakens the system from each of the various operating modes and returns with
the
RETI instruction to the mode that was selected before the interrupt event. The different requirements of the
CPU and modules, which are driven by system cost and current consumption objectives, necessitate the use
of different clock signals:
D Auxiliary clock ACLK (from LFXT1CLK/crystal’s frequency), used by the peripheral modules
D Main system clock MCLK, used by the CPU and system
D Subsystem clock SMCLK, used by the peripheral modules
low-power consumption capabilities
The various operating modes are controlled by the software through controlling the operation of the internal
clock system. This clock system provides many combinations of hardware and software capabilities to run the
application with the lowest power consumption and with optimized system costs:
D Use the internal clock (DCO) generator without any external components.
D Select an external crystal or ceramic resonator for lowest frequency or cost.
D Select and activate the proper clock signals (LFXT1CLK and/or DCOCLK) and clock pre-divider function.
D Apply an external clock source.
Four of the control bits that influence the operation of the clock system and support fast turnon from low power
operating modes are located in the status register SR. The four bits that control the CPU and the system clock
generator are SCG1, SCG0, OscOff, and CPUOff:

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
6POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
status register R2
Reserved For Future
Enhancements
15 9 8 7 0
V SCG1 SCG0 OscOff CPUOff GIE N Z C
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
6543 21
The bits CPUOff, SCG1, SCG0, and OscOff are the most important low-power control bits when the basic
function of the system clock generator is established. They are pushed onto the stack whenever an interrupt
is accepted and thereby saved so that the previous mode of operation can be retrieved after the interrupt
request. During execution of an interrupt handler routine, the bits can be manipulated via indirect access of the
data on the stack. That allows the program to resume execution in another power operating mode after the
return from interrupt (RETI).
SCG1: The clock signal SMCLK, used for peripherals, is enabled when bit SCG1 is reset or disabled if
the bit is set.
SCG0: The dc-generator is active when SCG0 is reset. The dc-generator can be deactivated only if the
SCG0 bit is set and the DCOCLK signal is not used for MCLK or SMCLK. The current consumed
by the dc-generator defines the basic frequency of the DCOCLK. It is a dc current.
The clock signal DCOCLK is deactivated if it is not used for MCLK or SMCLK or if the SCG0 bit
is set. There are two situations when the SCG0 bit cannot switch off the DCOCLK signal:
1. DCOCLK frequency is used for MCLK (CPUOff=0 and SELM.1=0).
2. DCOCLK frequency is used for SMCLK (SCG1=0 and SELS=0).
NOTE:
When the current is switched off (SCG0=1) the start of the DCOCLK is delayed slightly. The delay
is in the µs-range (see device parameters for details).
OscOff: The LFXT1 crystal oscillator is active when the OscOff bit is reset. The LFXT1 oscillator can only
be deactivated if the OscOff bit is set and it is not used for MCLK or SMCLK. The setup time to
start a crystal oscillation needs consideration when oscillator off option is used. Mask
programmable(ROM)devicescandisablethisfeaturesothattheoscillatorcanneverbeswitched
off by software.
CPUOff: The clock signal MCLK, used for the CPU, is active when the CPUOff bit is reset or stopped if it
is set.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
7
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
interrupt vector addresses
The interrupt vectors and the power-up starting address are located in the memory with an address range of
0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction
sequence.
INTERRUPT SOURCE INTERRUPT FLAG SYSTEM INTERRUPT WORD ADDRESS PRIORITY
Power-up, external reset, watchdog WDTIFG (Note1)
KEYV (Note 1) Reset 0FFFEh 15, highest
NMI, oscillator fault, flash memory
access violation
NMIIFG (Notes 1 and 4)
OFIFG (Notes 1 and 4)
ACCVIFG (Notes 1 and 4)
(non)-maskable,
(non)-maskable,
(non)-maskable 0FFFCh 14
0FFFAh 13
0FFF8h 12
Comparator_A CAIFG maskable 0FFF6h 11
Watchdog timer WDTIFG maskable 0FFF4h 10
Timer_A CCIFG0 (Note 2) maskable 0FFF2h 9
Timer_A CCIFG1, CCIFG2, TAIFG
(Notes 1 and 2) maskable 0FFF0h 8
0FFEEh 7
0FFECh 6
0FFEAh 5
0FFE8h 4
I/O Port P2 (eight flags – see Note 3) P2IFG.0 to P2IFG.7
(Notes 1 and 2) maskable 0FFE6h 3
I/O Port P1 (eight flags) P1IFG.0 to P1IFG.7
(Notes 1 and 2) maskable 0FFE4h 2
0FFE2h 1
0FFE0h 0, lowest
NOTES: 1. Multiple source flags
2. Interrupt flags are located in the module
3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0–5) are implemented on the 11x1 devices.
4. (non)-maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot.
Nonmaskable: neither the individual nor the general interrupt enable bit will disable an interrupt event.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
8POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
special function registers
Mostinterruptandmoduleenablebitsarecollectedintothelowestaddressspace.Specialfunction registerbits
that are not allocated to a functional purpose are not physically present in the device. Simple software access
is provided with this arrangement.
interrupt enable 1 and 2
7654 0
OFIE WDTIE
321
rw-0 rw-0 rw-0
Address
0h NMIIEACCVIE
rw-0
WDTIE: Watchdog timer enable signal
OFIE: Oscillator fault enable signal
NMIIE: Nonmaskable interrupt enable signal
ACCVIE: Access violation at flash memory
7654 0321
Address
01h
interrupt flag register 1 and 2
7654 0
OFIFG WDTIFG
321
rw-0 rw-1 rw-0
Address
02h NMIIFG
WDTIFG: Set on overflow or security key violation or
Reset on VCC power-on or reset condition at RST/NMI-pin
OFIFG: Flag set on oscillator fault
NMIIFG: Set via RST/NMI-pin
7654 0321
Address
03h
Legend rw:
rw-0: Bit can be read and written. Bit can be read and written. It is reset by PUC
SFR bit is not present in device.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
9
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
memory organization
Int. Vector
2 KB ROM
128B RAM
16b Per.
8b Per.
SFR
FFFFh
FFE0h
FFDFh
F800h
027Fh
0200h
01FFh
0100h
00FFh
0010h
000Fh
0000h
MSP430C1111
Int. Vector
4 KB
Flash
Segment0–7
256B RAM
16b Per.
8b Per.
SFR
FFFFh
FFE0h
FFDFh
02FFh
0200h
01FFh 0100h
00FFh
0010h
000Fh
0000h
MSP430F1121
Int. Vector
4 KB
ROM
256B RAM
16b Per.
8b Per.
SFR
FFFFh
FFE0h
FFDFh
F000h
02FFh
0200h
01FFh
0100h
00FFh
0010h
000Fh
0000h
MSP430C1121
F000h
Main
Memory
10FFh 2 ×128B
Flash
SegmentA,B
Information
Memory
1000h
1 KB
Boot ROM
0FFFh
0C00h
Int. Vector
1 KB Flash
Segment0,1
128B RAM
16b Per.
8b Per.
SFR
FFDFh
FC00h
027Fh
0200h
0100h
00FFh
0010h
000Fh
0000h
MSP430F1101
1 KB
Boot ROM
128B Flash
SegmentA
10FFh
1080h
01FFh
0C00h
0FFFh
FFFFh
FFE0h
boot ROM containing bootstrap loader
Theintentionofthebootstraploaderistodownloaddataintotheflashmemorymodule.Variouswrite,read,and
erase operations are needed for a proper download environment. The bootstrap loader is only available on F
devices.
functions of the bootstrap loader:
Definition of read: apply and transmit data of peripheral registers or memory to pin P1.1 (BSLTX)
write: read data from pin P2.2 (BSLRX) and write them into flash memory
unprotected functions
Mass erase, erase of the main memory (Segment0 to Segment7)
Access to the MSP430 via the bootstrap loader is protected. It must be enabled before any protected function
can be performed. The 256 bits in 0FFE0h to 0FFFFh provide the access key.
protected functions
All protected functions can be executed only if the access is enabled.
D Write/program byte into flash memory; Parameters passed are start address and number of bytes (the
segment-write feature of the flash memory is not supported and not useful with the UART protocol).
D Segment erase of Segment0 to Segment7 in the main memory and segment erase of SegmentA and
SegmentB in the information memory.
D Read all data in main memory and information memory.
D Read and write to all byte peripheral modules and RAM.
D Modify PC and start program execution immediately.
NOTE:
Unauthorized readout of code and data is prevented by the user’s definition of the data in the
interrupt memory locations.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
10 POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
boot ROM containing bootstrap loader (continued)
features of the bootstrap loader are:
D UART communication protocol, fixed to 9600 baud
D Port pin P1.1 for transmit, P2.2 for receive
D TI standard serial protocol definition
D Implemented in flash memory version only
D Program execution starts with the user vector at 0FFFEh or with the bootstrap loader (start vector is at
address 0C00h)
hardware resources used for serial input/output:
D Pins P1.1 and P2.2 for serial data transmission
D Test and RST/NMI to start program execution at the reset or bootstrap loader vector
D Basic clock module: Rsel=5,DCO=4,MOD=0, DCOCLK for MCLKandSMCLK, clock divider forMCLK
and SMCLK at default: dividing by 1
D Timer_A: Timer_A operates in continuous mode with MCLK source selected, input divider set to 1,
using CCR0, and polling of CCIFG0.
D WDT: Watchdog timer is halted
D Interrupt: GIE=0, NMIIE=0, OFIFG=0, ACCVIFG=0
D Memory allocation and stack pointer:
If the stack pointer points to RAM addresses above 0220h, 6 bytes of the stack are allocated
plus RAM addresses 0200h to 0219h. Otherwise the stack pointer is set to 0220h and allocates
RAM from 0200h to 021Fh.
NOTE:
Whenwriting RAMdataviabootstraploader,takecarethat thestack isoutsidetherange
of the data being written.
Program execution begins with the user’s reset vector at FFFEh (standard method) if TEST is held low while
RST/NMI goes from low to high:
RST/NMI PIN
TEST PIN
User Program Starts
VCC
Reset Condition

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
11
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
boot ROM containing bootstrap loader (continued)
Program execution begins with the bootstrap vector at 0C00h (boot ROM) if a minimum of two positive edges
have been applied to TEST whileRST/NMI islow, andTESTis high whenRST/NMIgoes from lowtohigh. The
TEST signal is normally used internally to switch pins P1.4, P1.5, P1.6, and P1.7 between their application
function and the JTAG function. If the second rising edge at TEST is applied while RST/NMI is held low, the
internal TEST signal is held low and the pins remain in the application mode:
RST/NMI PIN
TEST
(Internal)
TEST PIN
Bootstrap loader Starts
VCC
Test mode can be entered again after TEST is taken low and then back high.
The bootstrap loader will not be started (via the vector in address 0C00h), if:
D There were less than two positive edges at TEST while RST/NMI is low
D TEST is low if RST/NMI goes from low to high
D JTAG has control over the MSP430 resources
D Supply voltage VCC drops and a POR is executed
WARNING:
ThebootstraploaderstartscorrectlyonlyiftheRST/NMIpinisinresetmode.Ifitisswitched
to the NMI function, unpredictable program execution may result. However, a
bootstrap-load may be started using software and the bootstrap vector, for example the
instruction BR &0C00h.

Segment0 w/
Interrupt Vectors
0FFFFh
0FE00h
Information
Memory Flash Main Memory
Segment1
Segment2
Segment3
Segment4
Segment5
Segment6
Segment7
SegmentA
SegmentB
0FDFFh
0FC00h
0FBFFh
0FA00h
0F9FFh
0F800h
0F7FFh
0F600h
0F5FFh
0F400h
0F3FFh
0F200h
0F1FFh
0F000h
010FFh
01080h
0107Fh
01000h
NOTE: All segments not implemented on all devices.
MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
12 POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
flash memory
The flash memory consists of 512-byte segments
inthemainmemoryand128-bytesegmentsinthe
information memory. See device memory maps
for specific device information.
Segment0 to Segment7 can be erased
individually, or altogether as a group.
SegmentA and SegmentB can be erased
individually, or as a group with segments 0–7.
The memory in SegmentA and SegmentB is also
called Information Memory.
VPP is generated internally. VCC current
increases during programming.
During program/erase cycles, VCC must not drop
below the minimum specified for program/erase
operation.
Program and erase timings are controlled by the
flash timing generator—no software intervention
is needed. The input frequency of the flash timing
generatorshouldbe intheproper rangeandmust
be applied until the write/program or erase
operation is completed.
During program or erase, no code can be executed from flash memory and all interrupts must be disabled by
setting the GIE, NMIE, ACCVIE, and OFIE bits to zero. If a user program requires execution concurrent with
a flash program or erase operation, the program must be executed from memory other than the flash memory
(e.g., boot ROM, RAM). In the event a flash program or erase operation is initiated while the program counter
is pointing to the flash memory, the CPU will execute JMP $ instructions until the flash program or erase
operation is completed. Normal execution of the previously running software then resumes.
Unprogrammed, new devices may have some bytes programmed in the information memory (needed for test
during manufacturing). The user should perform an erase of the information memory prior to first use.
flash memory control register FCTL1
All control bits are reset during PUC. PUC is active after VCC is applied, a reset condition is applied to the
RST/NMI pin, the watchdog timer expires, a watchdog access violation occurs, or an improper flash operation
hasbeenperformed.Amoredetaileddescriptionofthecontrol-bitfunctionsisfoundintheflashmemorymodule
description (refer to
MSP430x1xx User’s Guide , literature number SLAU049). Any write to control register
FCTL1 during erase, mass erase, or write (programming) will end in an access violation with ACCVIFG=1.
Special conditions apply for segment-write mode. Refer to MSP430x1xx User’s Guide , literature number
SLAU049 for details.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
13
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
flash memory control register FCTL1 (continued)
Read access is possible at any time without restrictions.
The control bits of control register FCTL1 are:
SEG
WRT
FCTL1
0128h MEras Erase res.
0
r0rw-0rw–0
7
rw–0
WRT
rw–0
res.
r0
res.
r0
res.
r0
815
FCTL1 read: 096h
FCTL1 write: 0A5h
Erase 0128h, bit1, Erase a segment
0:
1: No segment erase will be started. Erase of one segment is enabled. The segment to be erased is defined by a
dummy write into any address within the segment. The erase bit is
automatically reset when the erase operation is completed.
MEras 0128h, bit2, Mass Erase, main memory segments are erased together.
0:
1: No segment erase will be started. Erase of main memory segments is enabled. Erase starts when a dummy
write to any address in main memory is executed. The MEras bit is
automatically reset when the erase operation is completed.
WRT 0128h, bit6, Bit WRT must be set for a successful write execution.
If bit WRT is reset and write access to the flash memory is attempted, an
access violation occurs and ACVIFG is set.
SEGWRT 0128h, bit7, Bit SEGWRT may be used to reduce total programming time.
Refer to MSP430x1xx User’s Guide , literature number SLAU049 for details.
0:
1: No segment-write acceleration is selected. Segment-write is used. This bit needs to be reset and set between segment
borders.
Table 3. Allowed Combinations of Control Bits Allowed for Flash Memory Access
FUNCTION PERFORMED SEGWRT WRT MEras Erase BUSY WAIT Lock
Write word or byte 0 1 0 0 0 0 0
Write word or byte in same segment, segment write mode 1 1 0 0 0 →1 0 →1 0
Erase one segment by writing to any address in the target segment 0 0 0 1 0 0 0
Erase all segments (0 to 7) but not the information memory
(segments A and B) 0 0 1 0 0 0 0
Erase all segments (0 to 7 and A and B) by writing to any address in
the flash memory module 0 0 1 1 0 0 0
NOTE: The table shows all valid combinations. Any other combination will result in an access violation.
flash memory, timing generator, control register FCTL2
Thetiminggenerator(Figure1)generatesallthetimingsignalsnecessaryforwrite,erase,andmasserasefrom
the selected clock source. One of three different clock sources may be selected by control bits SSEL0 and
SSEL1 in control register FCTL2. The selected clock source should be divided to meet the frequency
requirements specified in the recommended operating conditions.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
14 POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
flash memory, timing generator, control register FCTL2 (continued)
The flash timing generator is reset with PUC. It is also reset if the emergency exit bit EMEX is set.
Control register FCTL2 may not be written to if the BUSY bit is set; otherwise, an access violation will occur
(ACCVIFG=1).
Read access is possible at any time without restrictions.
ACLK 0
1
2
3
SSEL1
MCLK
SMCLK
SMCLK
Divider,
1 .. 64
Reset
Flash Timing
Generator
SSEL0
FN5.......... FN0
fX
PUC EMEX
BUSY WAIT
Write ’1’ to
Figure 1. Flash Memory Timing Generator Diagram
FCTL2
012Ah FN2 FN1 FN0
0
rw-0rw-1rw–0
7
rw–0
SSEL0
rw–1
FN5 FN4 FN3
15
FCTL2 read: 096h
FCTL2 write: 0A5h
rw-0rw-0rw-0
8
SSEL1
The control bits are:
FN0–FN5 012Ah, bit0–5 These six bits define the division rate of the clock signal. The division
rate is 1 to 64, according to the digital value of FN5 to FN0 plus one.
SSEL0, SSEL1 012Ah, bit6,7 Clock source select
0: ACLK
1: MCLK
2: SMCLK
3: SMCLK
The flash timing generator is reset with PUC. It is also reset if the EMEX bit is set.
flash memory control register FCTL3
There are no restrictions to modify this control register.
FCTL3
012Ch KEYV BUSY
0
r(w)-0rw-(0)rw–0
7
r0
res.
r0
EMEX Lock WAIT
15
FCTL3 read: 096h
FCTL3 write: 0A5h
rw-1rw-1rw-0
8
ACCV
IFG
res.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
15
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
flash memory control register FCTL3 (continued)
BUSY 012Ch, bit0, The BUSY bit shows if an access to the flash memory is allowed (BUSY=0), or
if an access violation occurs. The BUSY bit is read-only, but a write operation is
allowed. The BUSY bit should be tested before each write and erase cycle. The
flash timing-generator hardware immediately sets the BUSY bit after start of a
write,segment-write,erase,or
mass eraseoperation.Ifthetiminggeneratorhas
completed the operation, the BUSY bit is reset by the hardware.
Noprogram codecan beexecutedfromthe busy flashmemoryduringthe entire
program or erase cycle.
0: Flash memory is not busy.
1: Flash memory is busy, and remains in busy state if segment write function
is in
wait mode.
KEYV, 012Ch, bit1 Key violation
0: Key 0A5h (high byte) was not violated.
1: Key 0A5h (high byte) was violated. Violation occurs when a write access to
registers FCTL1, FCTL2, or FCTL3 is executed and the high byte is not
equal to 0A5h. If the security key is violated, bit KEYV is set and a PUC is
performed.
ACCVIFG, 012Ch, bit2 Access violation interrupt flag
The access-violation flag is set when any combination of control bits other than
those shown in Table 3 is attempted, or an instruction is fetched while a
segment-write operation is active.
Reading the control registers will not set the ACCVIFG bit.
NOTE: The respective interrupt-enable bit ACCVIE is located in the interrupt
enableregister IE1in thespecial functionregister.Thesoftwarecan set
the ACCVIFG bit. If set by software, an NMI is also executed.
WAIT, 012CH, bit3 Inthesegment-writemode,theWAITbitindicatesthatdatahasbeenwrittenand
the flash memory is prepared to receive the next data for programming. The
WAIT bit is read only, but a write to the WAIT bit is allowed.
0: The segment-write operation has began and programming is in progress.
1: The segment-write operation is active and data programming is complete.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
16 POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
flash memory control register FCTL3 (continued)
LOCK 012Ch, bit4, Thelockbitmaybesetduringanywrite,segment-erase,or
mass -eraserequest.
Anyactivesequenceinprogressiscompletednormally.Insegment-writemode,
the SEGWRT bit is reset and the WAIT bit is set after the mode ends. The lock
bit is controlled by software or hardware. If an access violation occurs and the
ACCVIFG is set, the LOCK bit is set automatically.
0: Flash memory may be read, programmed, erased, or
mass erased.
1: Flash memory may be read but not programmed, erased, or
mass erased.
A current program, erase, or mass -erase operation will complete normally.
The access-violation interrupt flag ACCVIFG is set when data are written to
the flash memory module while the lock bit is set.
EMEX, 012Ch, bit5, Emergency exit. The emergency exit should only be used if the flash memory
write or erase operation is out of control.
0: No function.
1: Stops the active operation immediately, and shuts down all internal parts in
the flash memory controller. Current consumption immediately drops back
to the active mode. All bits in control register FCTL1 are reset. Since the
EMEX bit is automatically reset by hardware, the software always reads
EMEX as 0.
flash memory, interrupt and security key violation
One NMI vector is used for three NMI events: RST/NMI (NMIIFG), oscillator fault (OFIFG), and flash-memory
access violation (ACCVIFG). The software can determine the source of the interrupt request since all flags
remainset untilthey areresetbysoftware.Theenableflag(s) shouldbe setsimultaneously withoneinstruction
before the return-from-interrupt RETI instruction. This ensures that the stack remains under control. A pending
NMI interrupt request will not increase stack demand unnecessarily.

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
17
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
Flash Module
Flash Module
Flash Module
KEYV
System Reset
Generator
VCC
POR PUC
WDTQn EQU
PUC
POR
PUC POR
NMIRS
Clear
SWDTIFG
IRQ
WDTIE
Clear
IE1.0
PUC
POR
IRQA
TIMSEL
Counter
IFG1.0
NMITMSELNMIES
Watchdog Timer Module
Clear
S
IFG1.4
PUC
Clear
IE1.4
PUC
NMIFG
NMIIE
S
IFG1.1
Clear
IE1.1
PUC
OFIFG
OFIF
OSCFault
NMI_IRQA
IRQA: Interrupt Request Accepted
RST/NMI
S
FCTL1.1
Clear
IE1.5
ACCVIFG
ACCVIE
PUC
ACCV
WDT
Figure 2. Block Diagram of NMI Interrupt Sources

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
18 POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
peripherals
PeripheralsareconnectedtotheCPUthroughdata,address,and controlbusesandcanbehandledeasilywith
memory manipulation instructions.
oscillator and system clock
Threeclocksareusedin thesystem—thesystem(master)clock MCLK,thesubsystem(master)clock SMCLK,
and the auxiliary clock ACLK:
Main system clock MCLK, used by the CPU and the system
Subsystem clock SMCLK, used by the peripheral modules
Auxiliary clock ACLK, originated by LFXT1CLK (crystal frequency) and used by the peripheral modules
After a POR, the DCOCLK is used by default, the DCOR bit is reset, and the DCO is set to the nominal initial
frequency. Additionally, if LFXT1CLK fails as the source for MCLK, the DCOCLK is automatically selected to
ensure fail-safe operation.
SMCLK can be generated from LFXT1CLK or DCOCLK. ACLK is always generated from LFXT1CLK.
Thecrystaloscillatorcanbedefinedtooperatewithwatchcrystals(32768Hz)orwithhigher-frequencyceramic
resonators or crystals. The crystal or ceramic resonator is connected across two terminals. No external
components are required for watch-crystal operation. If the high frequency XT1 mode is selected, external
capacitors from XIN to VSS and XOUT to VSS are required as specified by the crystal manufacturer.
The LFXT1 oscillator starts after applying VCC. If the OscOff bit is set to 1, the oscillator stops when it is not
used for MCLK. The clock signals ACLK and SMCLK may be used externally via port pins.
Differentapplicationrequirementsandsystemconditionsdictatedifferentsystemclockrequirements,including:
High frequency for quick reaction to system hardware requests or events
Low frequency to minimize current consumption, EMI, etc.
Stable peripheral clock for timer applications, such as real-time clock (RTC)
Start-stop operation to be enabled with minimum delay

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
19
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
oscillator and system clock (continued)
DIVA
XIN
LFXT1 OSCILLATOR
ACLK
OSCOff XTS
/1, /2, /4, /8
2
DIVM
/1, /2, /4, /8, Off
22
SELM CPUOff
Auxiliary Clock
MCLK
Main System Clock
DIVS
/1, /2, /4, /8, Off
2
SELS SCG1
SMCLK
Subsystem Clock
XOUT
SMCLKGEN
LFXT1CLK
MCLKGEN
ACLKGEN
DCOMOD
DCOCLK
Digital Controlled Oscillator (DCO)
+
Modulator (MOD)
DC
Generator
53
DCO MODRsel SCG0
DCOR
The DCO-Generator is connected to pin P2.5/Rosc if DCOR control bit is set.
The port pin P2.5/Rosc is selected if DCOR control bit is reset (initial state).
P2.5
VCC VCC
0
1
P2.5/Rosc
3
2
0
1
DCGEN
0,1
Figure 3. Clock Signals
Two clock sources, LFXT1CLK and DCOCLK, can be used to drive the MSP430 system. The LFXT1CLK is
generated from the LFXT1 crystal oscillator. The LFXT1 crystal oscillator can operate in three modes—low
frequency (LF), moderate frequency (XT1), and external input mode. The LFXT1 crystal oscillator may be
switched off when it is not in use.
DCOCLK is generated from the DCO. The nominal DCO frequency is defined by the dc generator and can be
setbyoneexternalresistor,orcanbesettooneofeightvalueswithintegratedresistors.Additionaladjustments
and modulations of DCOCLK are possible by software manipulation of registers in the DCO module. DCOCLK
is stopped automatically when it is not used by the CPU or peripheral modules. The dc generator can be shut
down with the SCG0 bit to realize additional power savings when DCOCLK is not in use.
NOTE:
The system clock generator always starts with the DCOCLK selected for MCLK (CPU clock) to
ensure proper start of program execution. The software defines the final system clock generation
through control bit manipulation.
digital I/O
Therearetwoeight-bitI/Oports,portP1andportP2–implemented(11x1partsonlyhavesixportP2I/Osignals
available on external pins). Both ports, P1 and P2, have seven control registers to give maximum flexibility of
digital input/output to the application:
•All individual I/O bits are programmable independently.
•Any combination of input, output, and interrupt conditions is possible.
•Interruptprocessingof externaleventsis fullyimplementedfor all eightbits of portP1 and forsixbits of
port P2.
•Read/write access to all registers with all instructions

MSP430x11x1
MIXED SIGNAL MICROCONTROLLER
SLAS241C – SEPTEMBER 1999 – REVISED JUNE 2000
20 POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
digital I/O (continued)
The seven registers are:
•Input register 8 bits at port P1/P2 contains information at the pins
•Output register 8 bits at port P1/P2 contains output information
•Direction register 8 bits at port P1/P2 controls direction
•Interrupt edge select 8 bits at port P1/P2 input signal change necessary for interrupt
•Interrupt flags 8 bits at port P1/P2 indicates if interrupt(s) are pending
•Interrupt enable 8 bits at port P1/P2 contains interrupt enable bits
•Selection (Port or Mod.) 8 bits at port P1/P2 determines if pin(s) have port or module function
All these registers contain eight bits. Two interrupt vectors are implemented: one commonly used for any
interrupt event on ports P1.0 to P1.7, and one commonly used for any interrupt event on ports P2.0 to P2.7.
NOTE:
Sixbitsof port P2, P2.0to P2.5,are availableon externalpins – butall controland databits forport
P2 are implemented.
watchdog timer
The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a
software problem has occurred. If the selected time interval expires, a system reset is generated. If this
watchdog function is not needed in an application, the module can work as an interval timer, which generates
an interrupt after the selected time interval.
Thewatchdogtimer counter(WDTCNT)is a16-bitup-counter whichisnot directlyaccessibleby software.The
WDTCNT is controlled through the watchdog timer control register (WDTCTL), which is a 16-bit read/write
register. Writingto WDTCTLis,in bothoperatingmodes (watchdogor timer), onlypossible byusingthe correct
password in the high-byte. The low-byte stores data written to the WDTCTL. The high-byte must be the
password 05Ah. If any value other than 05Ah is written to the high-byte of the WDTCTL, a system reset PUC
is generated. When the password is read, its value is 069h. This minimizes accidental write operations to the
WDTCTL register. In addition to the watchdog timer control bits, there are two bits included in the WDTCTL
register that configure the NMI pin.
Timer_A (Three capture/compare registers)
The Timer_A module on 11x1 devices offers one sixteen bit counter and three capture/compare registers. The
timer clock source can be selected to come from two external sources TACLK (SSEL=0) or INCLK (SSEL=3),
or from two internal sources, the ACLK (SSEL=1) or SMCLK (SSEL=2). The clock source can be divided by
one,two,four,oreight.The timercanbefullycontrolled(inwordmode) sinceitcanbehalted, read,andwritten.
It can be stopped, run continuously, counted up or up/down, using one compare block to determine the period.
The three capture/compare blocks are configured by the application to run in capture or compare mode.
The capture mode is primarily used to measure external or internal events using any combination of positive,
negative, or both edges of the signal. Capture mode can be started and stopped by software. Three different
externaleventsTA0,TA1, and TA2canbeselected.Atcapture/compareregisterCCR2theACLKisthecapture
signal if CCI2B is selected. Software capture is chosen if CCISx=2 or CCISx=3 (see Figure 4).
Thecomparemodeisprimarilyusedtogeneratetimingsforthesoftwareorapplicationhardware,ortogenerate
pulse-width modulated output signals for various purposes like D/A conversion functions or motor control. An
individual output module is assigned to each of the three capture/compare registers. The output modules can
run independently of the compare function, or can be triggered in several ways.