Texas Instruments TMS320DM355 User manual

www.ti.com
PRODUCT PREVIEW
1 TMS320DM355 Digital Media System-on-Chip (DMSoC)
1.1 Features
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
encoder•High-Performance Digital MediaSystem-on-Chip •External Memory Interfaces (EMIFs)– 216- and 270-MHz ARM926EJ-S Clock Rate – DDR2 and mDDR SDRAM 16-bit wide EMIFWith 256 MByte Address Space (1.8-V I/O)– Fully Software-Compatible With ARM9
– Asynchronous16-/8-bit Wide EMIF (AEMIF)•ARM926EJ-S Core
•Flash Memory Interfaces– Support for 32-Bit and 16-Bit (Thumb Mode)
– NAND (8-/16-bit Wide Data)Instruction Sets
– OneNAND(16-bit Wide Data)– DSP Instruction Extensions and SingleCycle MAC
•Flash Card Interfaces– ARM Jazelle Technology
– Two Multimedia Card (MMC) / Secure– EmbeddedICE-RT Logic for Real-Time Digital (SD/SDIO)Debug
– SmartMedia•ARM9 Memory Architecture
•Enhanced Direct-Memory-Access (EDMA)– 16K-Byte Instruction Cache Controller (64 Independent Channels)– 8K-Byte Data Cache
•USB Port with Integrated 2.0 High-Speed PHYthat Supports– 32K-Byte RAM
– USB 2.0 Full and High-Speed Device– 8K-Byte ROM
– USB 2.0 Low, Full, and High-Speed Host– Little Endian
•Three 64-Bit General-Purpose Timers (each•Video Processing Subsystem
configurable as two 32-bit timers)– Front End Provides:
•One 64-Bit Watch Dog Timer•Hardware IPIPE for Real-Time ImageProcessing •Three UARTs (One fast UART with RTS andCTS Flow Control)•CCD and CMOS Imager Interface
•Three Serial Port Interfaces (SPI) each with•14-Bit Parallel AFE (Analog Front End)
two Chip-SelectsInterface Up to 67.5 MHz
•One Master/Slave Inter-Integrated Circuit•Glueless Interface to Common Video
(I
2
C) Bus™Decoders
•BT.601/BT.656 Digital YCbCr 4:2:2 •Two Audio Serial Port (ASP)(8-/16-Bit) Interface
– I2S and TDM I2S•Histogram Module
– AC97 Audio Codec Interface•Resize Engine
– S/PDIF via Software– Resize Images From 1/16x to 8x
– Standard Voice Codec Interface (AIC12)– Separate Horizontal/Vertical Control
– SPI Protocol (Master Mode Only)– Two Simultaneous Output Paths
•Four Pulse Width Modulator (PWM) Outputs– Back End Provides:
•Four RTO (Real Time Out) Outputs•Hardware On-Screen Display (OSD)
•Up to 104 General-Purpose I/O (GPIO) Pins•Composite NTSC/PAL video encoder
(Multiplexed with Other Device Functions)output
•On-Chip ARM ROM Bootloader (RBL) to Boot•8-/16-bit YCC and Up to 18-Bit RGB666
From NAND Flash, MMC/SD, or UARTDigital Output
•Configurable Power-Saving Modes•BT.601/BT.656 Digital YCbCr 4:2:2
•Crystal or External Clock Input (typically(8-/16-Bit) Interface
24 MHz or 36 MHz)•Supports digital HDTV (720p/1080i)
•Flexible PLL Clock Generatorsoutput for connection to external
•Debug Interface Support
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this document.I
2
C-bus is a trademark of Texas Instruments.Windows is a trademark of Microsoft.All other trademarks are the property of their respective owners.
PRODUCT PREVIEW information concerns products in the
Copyright © 2007–2007, Texas Instruments Incorporatedformative or design phase of development. Characteristic data andother specifications are design goals. Texas Instruments reservesthe right to change or discontinue these products without notice.

www.ti.com
PRODUCT PREVIEW
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
– IEEE-1149.1 (JTAG) •337-Pin Ball Grid Array (BGA) PackageBoundary-Scan-Compatible (ZCE Suffix), 0.65-mm Ball Pitch– ETB (Embedded Trace Buffer) with
•90nm Process Technology4K-Bytes Trace Buffer memory
•3.3-V and 1.8-V I/O, 1.3-V Internal– Device Revision ID Readable by ARM
2TMS320DM355 Digital Media System-on-Chip (DMSoC) Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
1.2 Description
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
The DM355 is a highly integrated, programmable platform for digital still camera, digital photo frames, IPsecurity cameras, 4-channel digital video recorders, video door bell application, and other low costportable digital video applications. Designed to offer portable video designers and manufacturers theability to produce affordable portable digital video solutions with high picture quality, the DM355 combineshigh performance, high quality, low power consumption at a very low price point. The DM355 also enablesseamless interface to most additional external devices required for a complete digital cameraimplementation. The interface is flexible enough to support various types of CCD and CMOS sensors,signal conditioning circuits, power management, DDR/mDDR memory, SRAM, NAND, shutter, Iris andauto-focus motor controls, etc.
The processor core is an ARM926EJ-S RISC processor. The ARM926EJ-S is a 32-bit processor core thatperforms 32-bit and 16-bit instructions and processes 32-bit, 16-bit, and 8-bit data. The core usespipelining so that all parts of the processor and memory system can operate continuously. The ARM coreincorporates:
•A coprocessor 15 (CP15) and protection module•Data and program Memory Management Units (MMUs) with table look-aside buffers.•Separate 16K-byte instruction and 8K-byte data caches. Both are four-way associative with virtualindex virtual tag (VIVT).
DM355 performance is enhanced by its MPEG/JPEG co-processor. The MPEG/JPEG co-processorperforms the computational operations required for image processing; JPEG compression and MPEG1,2,4video and imaging standards.
The device has a Video Processing Subsystem (VPSS) with two configurable video/imaging peripherals:•A Video Processing Front-End (VPFE)•A Video Processing Back-End (VPBE)
The VPFE port provides an interface for CCD/CMOS imager modules and video decoders. The VPBEprovides hardware On Screen Display (OSD) support and composite NTSC/PAL and digital LCD output.
The DM355 peripheral set includes:•An inter-integrated circuit (I2C) Bus interface•Two audio serial ports (ASP)•Three 64-bit general-purpose timers each configurable as two independent 32-bit timers•A 64-bit watchdog timer•Up to 104-pins of general-purpose input/output (GPIO) with programmable interrupt/event generationmodes, multiplexed with other peripherals•Three UARTs with hardware handshaking support on one UART•Three serial port Interfaces (SPI)•Four pulse width modulator (PWM) peripherals•Four real time out (RTO) outputs•Two Multi-Media Card / Secure Digital (MMC/SD) interfaces•A USB 2.0 full and high-speed device and host interface•Two external memory interfaces:– An asynchronous external memory interface (AEMIF) for slower memories/peripherals such asNAND and OneNAND,– A high speed synchronous memory interface for DDR2/mDDR.
For software development support the has a complete set of ARM development tools which include: Ccompilers, assembly optimizers to simplify programming and scheduling, and a Windows™ debuggerinterface for visibility into source code execution.
Submit Documentation Feedback TMS320DM355 Digital Media System-on-Chip (DMSoC) 3

www.ti.com
PRODUCT PREVIEW
1.3 Functional Block Diagram
Peripherals
64bit DMA/Data Bus
JTAG 24 MHz 27 MHz
(optional)
CCD/
CMOS
Module
DDR2/MDDR 16
CLOCK
PLL
CLOCK ctrl
PLLs
JTA
JTAG
I/F
Clocks
ARM
z )
ARM926EJ-S_Z8
I-cach
e
16 K
B
l-cache
16KB
B
RA
M
32 K
B
RAM
32KB
B
D-cach
e
8K
D-cache
8KB
RO
M
8 K
ROM
8KB
CCD
C
CCDC
3A
3A
DMA / Data and configuration bus
DMA/Data and configuration bus
DDR
MH
z )
DDR
controller
DL
DLL/
PHY
16 bit
32bit Configuration Bus
IPIP
E
IPIPE
VPBE
Vide
o
Encod
er
Video
Encoder
10b
DAC OS
D
OSD
er
c
ARM
ARM INTC
Enhanced
channels
3PCC /TC
(100 MHz
Enhanced DMA
64 channels
Composite video
Digital RGB/YUV
Nand /
Nand/SM/
Async/One Nand
(EMIF2.3)
USB 2.0
USB2.0 PHY
Speaker
microphone
LD /
ASP (2x)
LD/CM
Buffer Logic
VPSS
MMC/SD (x2)
SPI I/F (x3)
UART (x3)
I2C
Timer/
WDT (x4 - 64)
GIO
PWM (x4)
RTO
VPFE
Enhanced
channels
3PCC /TC
(100 MHz
MPEG/JPEG
Coprocessor
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Figure 1-1 shows the functional block diagram of the DM355 device.
Figure 1-1. Functional Block Diagram
TMS320DM355 Digital Media System-on-Chip (DMSoC)4Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
Contents
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
1 TMS320DM355 Digital Media System-on-Chip 4.2 Recommended Operating Conditions ............... 92(DMSoC) ................................................... 1
4.3 Electrical Characteristics Over RecommendedRanges of Supply Voltage and Operating Case1.1 Features .............................................. 1
Temperature (Unless Otherwise Noted) ............ 931.2 Description ............................................ 3
5 Peripheral Information and Electrical1.3 Functional Block Diagram ............................ 4
Specifications ........................................... 942 Device Overview ......................................... 6
5.1 Parameter Information Device-Specific Information 942.1 Device Characteristics ................................ 6
5.2 Recommended Clock and Control Signal Transition2.2 Memory Map Summary ............................... 7
Behavior ............................................. 962.3 Pin Assignments ...................................... 9
5.3 Power Supplies ...................................... 962.4 Pin Functions ........................................ 13
5.4 Reset ................................................ 982.5 Pin List .............................................. 36
5.5 Oscillators and Clocks ............................... 992.6 Device Support ...................................... 55
5.6 General-Purpose Input/Output (GPIO) ............. 1043 Detailed Device Description .......................... 59
5.7 External Memory Interface (EMIF) ................. 1063.1 ARM Subsystem Overview .......................... 59
5.8 MMC/SD ........................................... 1133.2 ARM926EJ-S RISC CPU ............................ 60
5.9 Video Processing Sub-System (VPSS) Overview .1153.3 Memory Mapping .................................... 62
5.10 USB 2.0 ............................................ 1273.4 ARM Interrupt Controller (AINTC) ................... 63
5.11 Universal Asynchronous Receiver/Transmitter(UART) ............................................. 1293.5 Device Clocking ..................................... 65
5.12 Serial Port Interface (SPI) .......................... 1313.6 PLL Controller (PLLC) ............................... 73
5.13 Inter-Integrated Circuit (I2C) ....................... 1343.7 Power and Sleep Controller (PSC) .................. 77
5.14 Audio Serial Port (ASP) ............................ 1373.8 System Control Module ............................. 77
5.15 Timer ............................................... 1443.9 Pin Multiplexing ...................................... 78
5.16 Pulse Width Modulator (PWM) ..................... 1453.10 Device Reset ........................................ 79
5.17 Real Time Out (RTO) .............................. 1473.11 Default Device Configurations ....................... 80
5.18 IEEE 1149.1 JTAG ................................ 1483.12 Device Boot Modes ................................. 83
6 Revision History ...................................... 1513.13 Power Management ................................. 85
7 Mechanical Data ....................................... 1533.14 64-Bit Crossbar Architecture ........................ 87
7.1 Thermal Data for ZCE ............................. 1533.15 MPEG/JPEG Overview .............................. 90
7.1.1 Packaging Information ............................. 1534 Device Operating Conditions ........................ 914.1 Absolute Maximum Ratings Over Operating CaseTemperature Range(Unless Otherwise Noted) .......................... 91
Submit Documentation Feedback Contents 5

www.ti.com
PRODUCT PREVIEW
2 Device Overview
2.1 Device Characteristics
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-1 provides an overview of the DMSoC. The table shows significant features of the device,including the peripherals, capacity of on-chip RAM, ARM operating frequency, the package type with pincount, etc.
Table 2-1. Characteristics of the Processor
HARDWARE FEATURES DM355
DDR2 / mDDR Memory Controller DDR2 / mDDR (16-bit bus width)Asynchronous (8/16-bit bus width)Asynchronous EMIF (AEMIF)
RAM, Flash (NAND, OneNAND)Two MMC/SDFlash Card Interfaces
One SmartMedia/xD
64 independent DMA channelsEDMA
Eight EDMA channelsThree 64-Bit General Purpose (eachconfigurable as two separate 32-bitTimers
timers)Peripherals
One 64-Bit Watch DogNot all peripherals pins are
Three (one with RTS and CTS flowavailable at the same time
UART
control)(For more detail, see theDevice Configuration
Three (each supports two slaveSPIsection).
devices)I
2
C One (Master/Slave)Audio Serial Port [ASP] Two ASPGeneral-Purpose Input/Output Port Up to 104Pulse width modulator (PWM) Four outputsOne Input (VPFE)Configurable Video Ports
One Output (VPBE)High, Full Speed DeviceUSB 2.0
High, Full, Low Speed HostARMOn-Chip CPU Memory Organization 16-KB I-cache, 8-KB D-cache,32-KB RAM, 8-KB ROMJTAG BSDL_ID JTAGID register (address location: 0x01C4 0028) 0x0B73B01FCPU Frequency (Maximum) MHz ARM 216 MHz and 270 MHzCore (V) 1.3 VVoltage
I/O (V) 3.3 V, 1.8 VReference frequency options 24 MHz (typical), 36 MHzPLL Options
Configurable PLL controller PLL bypass, programmable PLLBGA Package 13 x 13 mm 337-Pin BGA (ZCE)Process Technology 90 nmProduct Preview (PP),Product Status
(1)
Advance Information (AI), PPor Production Data (PD)
(1) PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and otherspecifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
Device Overview6Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
2.2 Memory Map Summary
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-3 shows the memory map address ranges of the device. Table 2-3 depicts the expanded map ofthe Configuration Space (0x01C0 0000 through 0x01FF FFFF). The device has multiple on-chip memoriesassociated with its processor and various subsystems. To help simplify software development a unifiedmemory map is used where possible to maintain a consistent view of device resources across all busmasters. The bus masters are the ARM, EDMA, USB, and VPSS.
Table 2-2. DM355 Memory Map
Start Address End Address Size (Bytes) ARM EDMA USB VPSSMem Map Mem Map Mem Map Mem Map
0x0000 0000 0x0000 3FFF 16K ARM RAM0
(Instruction)0x0000 4000 0x0000 7FFF 16K ARM RAM1
Reserved Reserved(Instruction)0x0000 8000 0x0000 FFFF 32K ARM ROM(Instruction)
- only 8K used0x0001 0000 0x0001 3FFF 16K ARM RAM0 (Data) ARM RAM0 ARM RAM00x0001 4000 0x0001 7FFF 16K ARM RAM1 (Data) ARM RAM1 ARM RAM10x0001 8000 0x0001 FFFF 32K ARM ROM (Data) ARM ROM ARM ROM- only 8K used0x0002 0000 0x000F FFFF 896K Reserved0x0010 0000 0x01BB FFFF 26M0x01BC 0000 0x01BC 0FFF 4K ARM ETB Mem0x01BC 1000 0x01BC 17FF 2K ARM ETB Reg Reserved0x01BC 1800 0x01BC 18FF 256 ARM IceCrusher Reserved0x01BC 1900 0x01BC FFFF 59136 Reserved0x01BD 0000 0x01BF FFFF 192K0x01C0 0000 0x01FF FFFF 4M CFG Bus CFG Bus
ReservedPeripherals Peripherals0x0200 0000 0x09FF FFFF 128M ASYNC EMIF (Data) ASYNC EMIF (Data)0x0A00 0000 0x11EF FFFF 127M - 16K0x11F0 0000 0x11F1 FFFF 128K Reserved Reserved0x11F2 0000 0x1FFF FFFF 141M-64K0x2000 0000 0x2000 7FFF 32K DDR EMIF Control DDR EMIF ControlRegs Regs0x2000 8000 0x41FF FFFF 544M-32K Reserved0x4200 0000 0x49FF FFFF 128M Reserved AEMIF - shadow0x4A00 0000 0x7FFF FFFF 864M Reserved0x8000 0000 0x8FFF FFFF 256M DDR EMIF DDR EMIF DDR EMIF DDR EMIF0x9000 0000 0xFFFF FFFF 1792M Reserved Reserved Reserved Reserved
Table 2-3. DM355 ARM Configuration Bus Access to Peripherals
Address Accessibility
Region Start End Size ARM EDMA
EDMA CC 0x01C0 0000 0x01C0 FFFF 64K √ √EDMA TC0 0x01C1 0000 0x01C1 03FF 1K √ √EDMA TC1 0x01C1 0400 0x01C1 07FF 1K √ √Reserved 0x01C1 8800 0x01C1 9FFF 6K √ √Reserved 0x01C1 A000 0x01C1 FFFF 24K √ √UART0 0x01C2 0000 0x01C2 03FF 1K √ √
Submit Documentation Feedback Device Overview 7

www.ti.com
PRODUCT PREVIEW
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-3. DM355 ARM Configuration Bus Access to Peripherals (continued)
Address Accessibility
UART1 0x01C2 0400 0x01C2 07FF 1K √ √Timer4/5 0x01C2 0800 0x01C2 0BFF 1K √ √Real-time out 0x01C2 0C00 0x01C2 0FFF 1K √ √I2C 0x01C2 1000 0x01C2 13FF 1K √ √Timer0/1 0x01C2 1400 0x01C2 17FF 1K √ √Timer2/3 0x01C2 1800 0x01C2 1BFF 1K √ √WatchDog Timer 0x01C2 1C00 0x01C2 1FFF 1K √ √PWM0 0x01C2 2000 0x01C2 23FF 1K √ √PWM1 0x01C2 2400 0x01C2 27FF 1K √ √PWM2 0x01C2 2800 0x01C2 2BFF 1K √ √PWM3 0x01C2 2C00 0x01C2 2FFF 1K √ √System Module 0x01C4 0000 0x01C4 07FF 2K √ √PLL Controller 0 0x01C4 0800 0x01C4 0BFF 1K √ √PLL Controller 1 0x01C4 0C00 0x01C4 0FFF 1K √ √Power/Sleep Controller 0x01C4 1000 0x01C4 1FFF 4K √ √ARM Interrupt Controller 0x01C4 8000 0x01C4 83FF 1K √ √USB OTG 2.0 Regs / RAM 0x01C6 4000 0x01C6 5FFF 8K √ √SPI0 0x01C6 6000 0x01C6 67FF 2K √ √SPI1 0x01C6 6800 0x01C6 6FFF 2K √ √GPIO 0x01C6 7000 0x01C6 77FF 2K √ √SPI2 0x01C6 7800 0x01C6 FFFF 2K √ √
VPSS Subsystem 0x01C7 0000 0x01C7 FFFF 64K √ √VPSS Clock Control 0x01C7 0000 0x01C7 007F 128 √ √Hardware 3A 0x01C7 0080 0x01C7 00FF 128 √ √Image Pipe (IPIPE) Interface 0x01C7 0100 0x01C7 01FF 256 √ √On Screen Display 0x01C7 0200 0x01C7 02FF 256 √ √High Speed Serial IF 0x01C7 0300 0x01C7 03FF 256 √ √Video Encoder 0x01C7 0400 0x01C7 05FF 512 √ √CCD Controller 0x01C7 0600 0x01C7 07FF 256 √ √VPSS Buffer Logic 0x01C7 0800 0x01C7 08FF 256 √ √Reserved 0x01C7 0900 0x01C7 09FF 256 √ √Image Pipe (IPIPE) 0x01C7 1000 0x01C7 3FFF 12K √ √Reserved 0x01CC 0000 0x01CD FFFF 128K √ √Multimedia / SD 1 0x01E0 0000 0x01E0 1FFF 8K √ √ASP0 0x01E0 2000 0x01E0 3FFF 8K √ √ASP1 0x01E0 4000 0x01E0 5FFF 8K √ √UART2 0x01E0 6000 0x01E0 63FF 1K √ √Reserved 0x01E0 6400 0x01E0 FFFF 39K √ √ASYNC EMIF Control 0x01E1 0000 0x01E1 0FFF 4K √ √Multimedia / SD 0 0x01E1 1000 0x01E1 FFFF 60K √ √Reserved 0x01E2 0000 0x01FF FFFF 1792K √ √ASYNC EMIF Data (CE0) 0x0200 0000 0x03FF FFFF 32M √ √ASYNC EMIF Data (CE1) 0x0400 0000 0x05FF FFFF 32M √ √Reserved 0x0A00 0000 0x0BFF FFFF 32M √ √Reserved 0x0C00 0000 0x0FFF FFFF 64M √ √
Device Overview8Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
2.3 Pin Assignments
2.3.1 Pin Map (Bottom View)
9
J
8
VSSA_PLL2
7
VDDA33_USB
6
5
4
31
H
G
VDDA13_USB
VSS
F
E
D
CIN2
C
B
A
VREF CIN3CIN0
VDDA_PLL2
VSS
LCD_OE
FIELDVCLK
VSS
VSS CVDD
VSYNCEXTCLKVFB
VDD_VOUT VDD_VOUT
VDD_VOUT HSYNCCOUT0COUT1TVOUT
TDOEMU0EMU1
VSS_USB
USB_VBUS
COUT2COUT3IOUT
TDITMS
VSS_USB
USB_IDCOUT4
VSS
TRST
VSS_USB_REF
USB_R1
VDDD13_USB
USB_DRV
VBUS
CVDD
YOUT7COUT5
MXO1
VSS
VSS_USB
VDDA33_USB_
PLL
VSS
YOUT5YOUT4YOUT0
MXI1
VSS
USB_DPUSB_DM
VSS
YOUT6YOUT2
CVDD
2
VSS
VSS
VSS
IBIAS
VSS
COUT6
COUT7
YOUT3
YOUT1
RSV01
VDD
VDD
NC
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Extensive use of pin multiplexing is used to accommodate the largest number of peripheral functions inthe smallest possible package. Pin multiplexing is controlled using a combination of hardwareconfiguration at device reset and software programmable register settings.
Figure 2-1 through Figure 2-4 show the pin assignments in four quadrants (A, B, C, and D). Note thatmicro-vias are not required. Contact your TI representative for routing recommendations.
Figure 2-1. Pin Map [Quadrant A]
Submit Documentation Feedback Device Overview 9

www.ti.com
PRODUCT PREVIEW
W
9
DDR_CLK
8
DDR_CLK
7654
DDR_A05
32
DDR_A02
1
VDDR_A07DDR_A04DDR_A00
UVSS
TPCLK
R
P
N
M
L
K
DDR_A11DDR_A09DDR_A08
VSS
DDR_CAS
DDR_BA[2]
DDR_A12DDR_A10DDR_A01
VSS
DDR_BA[0]DDR_BA[1]
DDR_A13DDR_A06
DDR_A03
VSS VSS VSS VSS
DDR_ZNDDR_CSDDR_RAS
VSS VSS
MXO2
VDD_DDR CVDD CVDD VSS
CAM_WEN_
FIELD
CAM_VDYIN3
VSS
MXI2
VDD_DDR VDD_VIN
YIN0YIN2YIN4YIN1VSS_MX2
VSS VSS
CVDD
CAM_HDCIN7
RSV05
VSS
VDD_DDR
VSS VSS VSS
YIN5YIN6CIN5
RSV06
RSV04
VSS
VSS_DAC
VDDA18V_DAC
VDD
YIN7CIN4CIN1
VSS
RSV03
VSS
VDD
CVDD
CIN6
VSS
RSV07RSV02
VDD_VIN
VDD_VIN
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Figure 2-2. Pin Map [Quadrant B]
Device Overview10 Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
CVDD
19
W
18
DDR_GATE0
17
DDR_DQ15
16
DDR_DQ13
15
DDR_DQ11
14
DDR_DQ10
13
DDR_DQ07
12
DDR_DQ05
11
DDR_DQ01
10
DDR_WE
EM_A13 V
VSS
DDR_GATE1
DDR_DQ14DDR_DQS[1]
DDR_DQ09DDR_DQ06
DDR_DQS[0]DDR_DQ00
DDR_CKE
EM_A12 U
UART0_RXD
VSS
DDR_DQ12DDR_DQM[1]
VSS
DDR_DQ08DDR_DQ04DDR_DQ02
DDR_VREF
EM_A08 T
UART0_TXD
CVDD
VSS
VDD_DDR
DDR_DQM[0]
DDR_DQ03
EM_A05 R EM_A10
UART1_TXD
EM_A11
UART1_RXD
I2C_SCLI2C_SDA
VDD_DDR VSSA_DLL VDDA33_DDRDLL
EM_BA1 P EM_A06 EM_A09EM_A07EM_A04
VDD_DDR
EM_BA0 N EM_A03EM_A01EM_A02
VSS
VDD
VDD
EM_D14 M EM_D15
VSS
EM_A00EM_D13
VSS
VDD
EM_D10 L EM_D12EM_D11EM_D08EM_D04
CVDD VSS
EM_D07 K EM_D09EM_D06
VDD_DDR VDD_DDR VDD_DDR VDD_DDR
VDD VDD VDD
CVDD VDD
VSS CVDD CVDD
VSS
VSS VDD
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Figure 2-3. Pin Map [Quadrant C]
Submit Documentation Feedback Device Overview 11

www.ti.com
PRODUCT PREVIEW
19181716151413121110
EM_D05 J
EM_D02 H
EM_CE1 G
F
E
D
C
VDD
B
A
EM_D03EM_D01EM_CE0
EM_WE
VSS
EM_D00
EM_ADV
ASP0_DX
VSSA_PLL1
CVDD
EM_WAIT
ASP0_FSX
GIO003
VDDA_PLL1
EM_OE
ASP0_CLKXASP0_CLKRASP0_FSR
GIO002
EM_CLK
ASP0_DRASP1_FSRASP1_FSX
GIO001
SPI1_
SDENA[0]
SPI1_SDO
RTCKTCK
ASP1_CLKXASP1_CLKRASP1_CLKS
GIO005
MMCSD0_
DATA1
CLKOUT1RESET
ASP1_DRASP1_DX
GIO007GIO000
MMCSD1_CLKMMCSD0_CMDSPI1_SCLKSPI0_SCLK
CLKOUT3
VSS_MX1
GIO006
MMCSD1_
DATA0
MMCSD1_
DATA3
MMCSD1_
DATA2
GIO004
MMCSD1_
CMD
MMCSD1_
DATA1
MMCSD0_
CLK
MMCSD0_
DATA0
MMCSD0_
DATA3
MMCSD0_
DATA2
SPI1_SDI
SPI0_
SDENA[0]
SPI0_SDI
SPI0_SDO
CLKOUT2
VSS
CVDD CVDD CVDD VSS
CVDD VSS CVDD
CVDD
VDD VDD VDD VDD VDD
VSS
CVDD
VSS
VSS
CVDD
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Figure 2-4. Pin Map [Quadrant D]
12 Device Overview Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
2.4 Pin Functions
2.4.1 Image Data Input - Video Processing Front End
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
The pin functions tables (Table 2-4 through Table 2-22 ) identify the external signal names, the associatedpin (ball) numbers along with the mechanical package designator, the pin type, whether the pin has anyinternal pullup or pulldown resistors, and a functional pin description. For more detailed information ondevice configuration, peripheral selection, multiplexed/shared pins, and debugging considerations, seeSection 3 . For the list of all pin in chronological order see Section 2.5
The CCD Controller module in the Video Processing Front End has an external signal interface for imagedata input. It supports YUV (YC) inputs as well as Bayer RGB and complementary input signals (I.e.,image data input).
The definition of the CCD controller data input signals depend on the input mode selected.•In 16-bit YCbCr mode, the Cb and Cr signals are multiplexed on the Cl signals and the order isconfigurable (i.e., Cb first or Cr first).•In 8-bit YCbCr mode, the Y, Cb, and Cr signals are multiplexed and not only is the order selectable,but also the half of the bus used.
Table 2-4. CCD Controller Signals for Each Input Mode
PIN NAME CCD 16-BIT YCbCr 8-BIT YCbCr
Cl7 Cb7,Cr7 Y7,Cb7,Cr7Cl6 Cb6,Cr6 Y6,Cb6,Cr6Cl5 CCD13 Cb5,Cr5 Y5,Cb5,Cr5Cl4 CCD12 Cb4,Cr4 Y4,Cb4,Cr4Cl3 CCD11 Cb3,Cr3 Y3,Cb3,Cr3Cl2 CCD10 Cb2,Cr2 Y2,Cb2,Cr2Cl1 CCD9 Cb1,Cr1 Y1,Cb1,Cr1Cl0 CCD8 Cb0,Cr0 Y0,Cb0,Cr0Yl7 CCD7 Y7 Y7,Cb7,Cr7Yl6 CCD6 Y6 Y6,Cb6,Cr6Yl5 CCD5 Y5 Y5,Cb5,Cr5Yl4 CCD4 Y4 Y4,Cb4,Cr4Yl3 CCD3 Y3 Y3,Cb3,Cr3Yl2 CCD2 Y2 Y2,Cb2,Cr2Yl1 CCD1 Y1 Y1,Cb1,Cr1Yl0 CCD0 Y0 Y0,Cb0,Cr0
Submit Documentation Feedback Device Overview 13

www.ti.com
PRODUCT PREVIEW
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-5. CCD Controller/Video Input Terminal Functions
TERMINAL
TYPE
(1)
OTHER
(2) (3)
DESCRIPTIONNAME NO.
Standard CCD Analog Front End (AFE): NOT USED•YCC 16-bit: Time multiplexed between chroma: CB/SR[07]CIN7/
PD
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO101/ N3 I/O/Z
V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[07]SPI2_SCLK
SPI: SPI2 ClockGIO: GIO[101]
Standard CCD Analog Front End (AFE): NOT USED•YCC 16-bit: Time multiplexed between chroma: CB/SR[06]CIN6/
PD
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO100/ K5 I/O/Z
V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[06]SPI2_SDO
SPI: SPI2 Data OutGIO: GIO[100]
Standard CCD Analog Front End (AFE): Raw[13]CIN5/ •YCC 16-bit: Time multiplexed between chroma: CB/SR[05]GIO099/ PD
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeM3 I/O/ZSPI2_SDEN V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[05]A[0]
SPI: SPI2 Chip SelectGIO: GIO[099]
Standard CCD Analog Front End (AFE): Raw[12]CIN4/ •YCC 16-bit: Time multiplexed between chroma: CB/SR[04]GIO098/ PD
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeL4 I/O/ZSPI2_SDEN V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[04]A[1]
SPI: SPI2 Data InGIO: GIO[098]
Standard CCD Analog Front End (AFE): Raw[11]•YCC 16-bit: Time multiplexed between chroma: CB/SR[03]CIN3/ PDJ4 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO097/ V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[03]GIO: GIO[097]
Standard CCD Analog Front End (AFE): Raw[10]•YCC 16-bit: Time multiplexed between chroma: CB/SR[02]CIN2/ PDJ5 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO096/ V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[02]GIO: GIO[097]
Standard CCD Analog Front End (AFE): Raw[09]•YCC 16-bit: Time multiplexed between chroma: CB/SR[01]CIN1/ PDL3 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO095/ V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[01]GIO: GIO[095]
Standard CCD Analog Front End (AFE): Raw[08]•YCC 16-bit: Time multiplexed between chroma: CB/SR[00]CIN0/ PDJ3 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO094/ V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[00]GIO: GIO[094]
Standard CCD Analog Front End (AFE): Raw[07]•YCC 16-bit: Time multiplexed between chroma: Y[07]YIN7/ PDL5 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO093 V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[07]GIO: GIO[093]
Standard CCD Analog Front End (AFE): Raw[06]•YCC 16-bit: Time multiplexed between chroma: Y[06]YIN6/ PDM4 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO092 V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[06]GIO: GIO[092]
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.(2) PD = internal pull-down, PU = internal pull-up. (To pull up a signal to the opposite supply rail, a 1 k Ωresistor should be used.)(3) Specifies the operating I/O supply voltage for each signal. See Section 5.3 ,Power Supplies for more detail.
Device Overview14 Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
2.4.2 Image Data Output - Video Processing Back End (VPBE)
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-5. CCD Controller/Video Input Terminal Functions (continued)
TERMINAL
TYPE
(1)
OTHER
(2) (3)
DESCRIPTIONNAME NO.
Standard CCD Analog Front End (AFE): Raw[05]•YCC 16-bit: Time multiplexed between chroma: Y[05]YIN5/ PDM5 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO091 V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[05]GIO: GIO[091]
Standard CCD Analog Front End (AFE): Raw[04]•YCC 16-bit: Time multiplexed between chroma: Y[04]YIN4/ PDP3 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO090 V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[04]GIO: GIO[090]
Standard CCD Analog Front End (AFE): Raw[03]•YCC 16-bit: Time multiplexed between chroma: Y[03]YIN3/ PDR3 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO089 V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[03]GIO: GIO[089]
Standard CCD Analog Front End (AFE): Raw[02]•YCC 16-bit: Time multiplexed between chroma: Y[02]YIN2/ PDP4 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO088 V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[02]GIO: GIO[088]
Standard CCD Analog Front End (AFE): Raw[01]•YCC 16-bit: Time multiplexed between chroma: Y[01]YIN1/ PDP2 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO087 V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[01]GIO: GIO[087]
Standard CCD Analog Front End (AFE): Raw[00]•YCC 16-bit: Time multiplexed between chroma: Y[00]YIN0/ PDP5 I/O/Z
•YCC 8-bit (which allows for two simultaneous decoder inputs), it is timeGIO086 V
DD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[00]GIO: GIO[086]
Horizontal synchronization signal that can be either an input (slave mode) or anCAM_HD/ PDN5 I/O/Z output (master mode). Tells the CCDC when a new line starts.GIO085 V
DD_VIN
GIO: GIO[085]
Vertical synchronization signal that can be either an input (slave mode) or an outputCAM_VD PDR4 I/O/Z (master mode). Tells the CCDC when a new frame starts.GIO084 V
DD_VIN
GIO: GIO[084]
Write enable input signal is used by external device (AFE/TG) to gate the DDRoutput of the CCDC module. Alternately, the field identification input signal is usedCAM_WEN
PD by external device (AFE/TG) to indicate which of two frames is input to the CCDC_FIELD\ R5 I/O/Z
V
DD_VIN
module for sensors with interlaced output. CCDC handles 1- or 2-field sensors inGIO083
hardware.
GIO: GIO[083]PCLK/ PD Pixel clock input (strobe for lines C17 through Y10)T3 I/O/ZGIO082 V
DD_VIN
GIO: GIO[0082]
The Video Encoder/Digital LCD interface module in the video processing back end has an external signalinterface for digital image data output as described in Table 2-7 and Table 2-8 .
The digital image data output signals support multiple functions / interfaces, depending on the displaymode selected. The following table describes these modes. Parallel RGB mode with more than RGB565signals requires enabling pin multiplexing to support (i.e., for RGB666 mode).
Submit Documentation Feedback Device Overview 15

www.ti.com
PRODUCT PREVIEW
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-6. Signals for VPBE Display Modes
PIN NAME YCC16 YCC8/ PRGB SRGBREC656
HSYNC HSYNC HSYNC HSYNC HSYNCGIO073
VSYNC VSYNC VSYNC VSYNC VSYNCGIO072
LCD_OE As needed As needed As needed As neededGIO071
FIELD As needed As needed As needed As neededGIO070
R2PWM3C
EXTCLK As needed As needed As needed As neededGIO069
B2PWM3D
VCLK VCLK VCLK VCLK VCLKGIO068
YOUT7 Y7 Y7,Cb7,Cr7 R7 Data7YOUT6 Y6 Y6,Cb6,Cr6 R6 Data6YOUT5 Y5 Y5,Cb5,Cr5 R5 Data5YOUT4 Y4 Y4,Cb4,Cr4 R4 Data4YOUT3 Y3 Y3,Cb3,Cr3 R3 Data3YOUT2 Y2 Y2,Cb2,Cr2 G7 Data2YOUT1 Y1 Y1,Cb1,Cr1 G6 Data1YOUT0 Y0 Y0,Cb0,Cr0 G5 Data0COUT7 C7 LCD_AC G4 LCD_ACGIO081
PWM0
COUT6 C6 LCD_OE G3 LCD_OEGIO080
PWM1
COUT5 C5 BRIGHT G2 BRIGHTGIO079
PWM2A
RTO0
COUT4 C4 PWM B7 PWMGIO078
PWM2B
RTO1
COUT3 C3 CSYNC B6 CSYNCGIO077
PWM2C
RTO2
COUT2 C2 - B5 -GIO076
PWM2D
RTO3
COUT1 C1 - B4 -GIO075
PWM3A
COUT0 C0 - B3 -GIO074
PWM3B
Device Overview16 Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-7. Digital Video Terminal Functions
TERMINAL
TYPE
(1)
OTHER
(2) (3)
DESCRIPTION
(4)NAME NO.
YOUT7-R7 C3 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine functionYOUT6-R6 A4 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine functionYOUT5-R5 B4 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine functionYOUT4-R4 B3 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine functionYOUT3-R3 B2 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine functionYOUT2-G7 A3 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine functionYOUT1-G6 A2 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine functionYOUT0-G5 B1 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine functionCOUT7-
G4/GIO081 C2 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine function GIO: GIO[081] PWM0/PWM0
COUT6-G3
/GIO080 D2 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine function GIO: GIO[080] PWM1/PWM1
COUT5-G2
/ GIO079 /
C1 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine function GIO: GIO[079] PWM2A RTO0PWM2A /RTO0
COUT4-B7 /GIO078 /
D3 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine function GIO: GIO[078] PWM2B RTO1PWM2B /RTO1
COUT3-B6 /GIO077 /
E3 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine function GIO: GIO[077] PWM2C RTO2PWM2C /RTO2
COUT2-B5 /GIO076 /
E4 I/O/Z V
DD_VOUT
Digital Video Out: VENC settings determine function GIO: GIO[076] PWM2D RTO3PWM2D /RTO3
COUT1-B4 / Digital Video Out: VENC settings determine functionGIO075 / F3 I/O/Z V
DD_VOUT
GIO: GIO[075]PWM3A PWM3ACOUT0-B3 / Digital Video Out: VENC settings determine functionGIO074 / F4 I/O/Z V
DD_VOUT
GIO: GIO[074]PWM3B PWM3BHSYNC / PD Video Encoder: Horizontal SyncF5 I/O/ZGIO073 V
DD_VOUT
GIO: GIO[073]VSYNC / PD Video Encoder: Vertical SyncG5 I/O/ZGIO072 V
DD_VOUT
GIO: GIO[072]FIELD / Video Encoder: Field identifier for interlaced display formatsGIO070 / GIO: GIO[070]H4 I/O/Z V
DD_VOUTR2 / Digital Video Out: R2PWM3C PWM3C
Video Encoder: External clock input, used if clock rates > 27 MHz are needed, e.g.EXTCLK /
74.25 MHz for HDTV digital outputGIO069 / PDG3 I/O/Z GIO: GIO[069]B2 / V
DD_VOUT
Digital Video Out: B2PWM3D
PWM3DVCLK / Video Encoder: Video Output ClockH3 I/O/Z V
DD_VOUTGIO068 GIO: GIO[068]
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.(2) Specifies the operating I/O supply voltage for each signal. See Section 5.3 ,Power Supplies for more detail.(3) PD = pull-down, PU = pull-up. (To pull up a signal to the opposite supply rail, a 1 k Ωresistor should be used.)(4) To reduce EMI and reflections, depending on the trace length, approximately 22 Ωto 50 Ωdamping resistors are recommend on thefollowing outputs placed near the DM355: YOUT(0-7),COUT(0-7), HSYNC,VSYNC,LCD_OE,FIELD,EXTCLK,VCLK. The trace lengthsshould be minimized.
Submit Documentation Feedback Device Overview 17

www.ti.com
PRODUCT PREVIEW
2.4.3 Asynchronous External Memory Interface (AEMIF)
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-8. Analog Video Terminal Functions
TERMINAL
TYPE
(1)
OTHER
(2)
DESCRIPTIONNAME NO.
Video DAC: Reference voltage output (0.45V, 0.1uF to GND). When the DAC is notVREF J7 A I/O/Z
used, the VREF signal should be connected to V
SS
.Video DAC: Pre video buffer DAC output (1000 ohm to VFB). When the DAC is notIOUT E1 A I/O/Z
used, the IOUT signal should be connected to V
SS
.Video DAC: External resistor (2550 Ohms to GND) connection for current biasIBIAS F2 A I/O/Z configuration. When the DAC is not used, the IBIAS signal should be connected toV
SS
.Video DAC: Pre video buffer DAC output (1000 Ohms to IOUT, 1070 Ohms toVFB G1 A I/O/Z
TVOUT). When the DAC is not used, the VFB signal should be connected to V
SS
.Video DAC: Analog Composite NTSC/PAL output (SeeFigure 5-31 andFigure 5-32 forTVOUT F1 A I/O/Z V circuit connection). When the DAC is not used, the TVOUT signal should be left as aNo Connect or connected to V
SS
.Video DAC: Analog 1.8V power. When the DAC is not used, the V
DDA18_DAC
signalV
DDA18_DAC
L7 PWR
should be connected to V
SS
.Video DAC: Analog 1.8V ground. When the DAC is not used, the V
SSA_DAC
signalV
SSA_DAC
L8 GND
should be connected to V
SS
.
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal. Specifies the operating I/O supplyvoltage for each signal. See Section 5.3 ,Power Supplies for more detail.(2) PD = pull-down, PU = pull-up. (To pull up a signal to the opposite supply rail, a 1 k Ωresistor should be used.)
The Asynchronous External Memory Interface (AEMIF) signals support AEMIF, NAND, and OneNAND.
Table 2-9. Asynchronous EMIF/NAND/OneNAND Terminal Functions
TERMINAL
TYPE
(1)
OTHER
(2) (3)
DESCRIPTIONNAME NO.
Async EMIF: Address bus bit[13]EM_A13/
PD GIO: GIO[67]GIO067/ V19 I/O/Z
V
DD
System: BTSEL[1:0] sampled at power-on-reset to determine boot method. UsedBTSEL[1]
to drive boot status LED signal (active low) in ROM boot modes.EM_A12/ Async EMIF: Address bus bit[12]PDGIO066/ U19 I/O/Z GIO: GIO[66]V
DDBTSEL[0] System: BTSEL[1:0] sampled at power-on-reset to determine boot method.Async EMIF: Address bus bit[11]EM_A11/
PU GIO: GIO[65]GIO065/ R16 I/O/Z
V
DD
AECFG[3:0] sampled at power-on-reset to AECFG configuration. AECFG[3] setsAECFG[3]
default for PinMux2_EM_D15_8: AEMIF default bus width (16 or 8 bits)Async EMIF: Address bus bit[10]EM_A10/ GIO: GIO[64]PUGIO064/ R18 I/O/Z AECFG[3:0] sampled at power-on-reset to AECFG configuration. AECFG[2:1]V
DDAECFG[2] sets default for PinMux2_EM_BA0: AEMIF EM_BA0 definition (EM_BA0,EM_A14, GIO[054], rsvd)Async EMIF: Address bus bit[09]EM_A09/ GIO: GIO[63]PDGIO063/ P17 I/O/Z AECFG[3:0] sampled at power-on-reset to AECFG configuration. AECFG[2:1]V
DDAECFG[1] sets default for PinMux2_EM_BA0: AEMIF EM_BA0 definition (EM_BA0,EM_A14, GIO[054], rsvd)Async EMIF: Address bus bit[08]GIO: GIO[62]EM_A08/
PD
AECFG[0] sets default for:GIO062/ T19 I/O/Z
V
DDAECFG[0] •PinMux2_EM_A0_BA1: AEMIF address width (OneNAND or NAND)•PinMux2_EM_A13_3: AEMIF address width (OneNAND or NAND)EM_A07/ Async EMIF: Address bus bit[07]P16 I/O/Z V
DDGIO061 GIO: GIO[61]
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.(2) Specifies the operating I/O supply voltage for each signal. See Section 5.3 ,Power Supplies for more detail.(3) PD = pull-down, PU = pull-up. (To pull up a signal to the opposite supply rail, a 1 k Ωresistor should be used.)
Device Overview18 Submit Documentation Feedback

www.ti.com
PRODUCT PREVIEW
TMS320DM355Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-9. Asynchronous EMIF/NAND/OneNAND Terminal Functions (continued)
TERMINAL
TYPE
(1)
OTHER
(2) (3)
DESCRIPTIONNAME NO.
EM_A06/ Async EMIF: Address bus bit[06]P18 I/O/Z V
DDGIO060 GIO: GIO[60]EM_A05/ Async EMIF: Address bus bit[05]R19 I/O/Z V
DDGIO059 GIO: GIO[59]EM_A04/ Async EMIF: Address bus bit[04]P15 I/O/Z V
DDGIO058 GIO: GIO[58]EM_A03/ Async EMIF: Address bus bit[03]N18 I/O/Z V
DDGIO057 GIO: GIO[57]
Async EMIF: Address bus bit[02]EM_A02/ N15 I/O/Z V
DD
NAND/SM/xD: CLE - Command latch enable outputAsync EMIF: Address bus bit[01]EM_A01/ N17 I/O/Z V
DD
NAND/SM/xD: ALE - Address latch enable outputEM_A00/ Async EMIF: Address bus bit[00]M16 I/O/Z V
DDGIO056 GIO: GIO[56]
Async EMIF: Bank address 1 signal - 16-bit address:EM_BA1/ •In 16-bit mode, lowest address bit.P19 I/O/Z V
DDGIO055
•In 8-bit mode, second lowest address bit.GIO: GIO[055]
Async EMIF: Bank address 0 signal - 8-bit address:EM_BA0/
•In 8-bit mode, lowest address bit. or can be used as an extra address lineGIO054 N19 I/O/Z V
DD
(bit14) when using 16-bit memories.EM_A14
GIO: GIO[054]EM_D15/ Async EMIF: Data bus bit 15M18 I/O/Z V
DDGIO053 GIO: GIO[053]EM_D14/ Async EMIF: Data bus bit 14M19 I/O/Z V
DDGIO052 GIO: GIO[052]EM_D13/ Async EMIF: Data bus bit 13M15 I/O/Z V
DDGIO051 GIO: GIO[051]EM_D12/ Async EMIF: Data bus bit 12L18 I/O/Z V
DDGIO050 GIO: GIO[050]EM_D11/ Async EMIF: Data bus bit 11L17 I/O/Z V
DDGIO049 GIO: GIO[049]EM_D10/ Async EMIF: Data bus bit 10L19 I/O/Z V
DDGIO048 GIO: GIO[048]EM_D09/ Async EMIF: Data bus bit 09K18 I/O/Z V
DDGIO047 GIO: GIO[047]EM_D08/ Async EMIF: Data bus bit 08L16 I/O/Z V
DDGIO046 GIO: GIO[046]EM_D07/ Async EMIF: Data bus bit 07K19 I/O/Z V
DDGIO045 GIO: GIO[045]EM_D06/ Async EMIF: Data bus bit 06K17 I/O/Z V
DDGIO044 GIO: GIO[044]EM_D05/ Async EMIF: Data bus bit 05J19 I/O/Z V
DDGIO043 GIO: GIO[043]EM_D04/ Async EMIF: Data bus bit 04L15 I/O/Z V
DDGIO042 GIO: GIO[042]EM_D03/ Async EMIF: Data bus bit 03J18 I/O/Z V
DDGIO041 GIO: GIO[041]EM_D02/ Async EMIF: Data bus bit 02H19 I/O/Z V
DDGIO040 GIO: GIO[040]EM_D01/ Async EMIF: Data bus bit 01J17 I/O/Z V
DDGIO039 GIO: GIO[039]EM_D00/ Async EMIF: Data bus bit 00H18 I/O/Z V
DDGIO038 GIO: GIO[038]
Submit Documentation Feedback Device Overview 19

www.ti.com
PRODUCT PREVIEW
2.4.4 DDR Memory Interface
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 2-9. Asynchronous EMIF/NAND/OneNAND Terminal Functions (continued)
TERMINAL
TYPE
(1)
OTHER
(2) (3)
DESCRIPTIONNAME NO.
Async EMIF: Lowest numbered chip select. Can be programmed to be used forEM_CE0/ standard asynchronous memories (example: flash), OneNAND, or NANDJ16 I/O/Z V
DDGIO037 memory. Used for the default boot and ROM boot modes.GIO: GIO[037]
Async EMIF: Second chip select. Can be programmed to be used for standardEM_CE1/
G19 I/O/Z V
DD
asynchronous memories(example: flash), OneNAND, or NAND memory.GIO036
GIO: GIO[036]
Async EMIF: Write EnableEM_WE/
J15 I/O/Z V
DD
NAND/SM/xD: WE (Write Enable) outputGIO035
GIO: GIO[035]
Async EMIF: Output EnableEM_OE/
F19 I/O/Z V
DD
NAND/SM/xD: RE (Read Enable) outputGIO034
GIO: GIO[034]
Async EMIF: Async WAITEM_WAIT/
G18 I/O/Z V
DD
NAND/SM/xD: RDY/ BSY inputGIO033
GIO: GIO[033]EM_ADV/ OneNAND: Address valid detect for OneNAND interfaceH16 I/O/Z V
DDGIO032 GIO: GIO[032]EM_CLK/ OneNAND: Clock for OneNAND flash interfaceE19 I/O/Z V
DDGIO031 GIO: GIO[031]
The DDR EMIF supports DDR2 and mobile DDR.
Table 2-10. DDR Terminal Functions
TERMINAL
TYPE
(1)
OTHER
(2) (3)
DESCRIPTIONNAME NO.
DDR_CLK W9 I/O/Z V
DD_DDR
DDR Data ClockDDR_CLK W8 I/O/Z V
DD_DDR
DDR Complementary Data ClockDDR_RAS T6 I/O/Z V
DD_DDR
DDR Row Address StrobeDDR_CAS V9 I/O/Z V
DD_DDR
DDR Column Address StrobeDDR_ WE W10 I/O/Z V
DD_DDR
DDR Write EnableDDR_ CS T8 I/O/Z V
DD_DDR
DDR Chip SelectDDR_CKE V10 I/O/Z V
DD_DDR
DDR Clock EnableDDR_DQM[
Data mask outputs:U15 I/O/Z V
DD_DDR1]
•DQM0 - For DDR_DQ[7:0]DDR_DQM[
T12 I/O/Z V
DD_DDR
•DQM1 - For DDR_DQ[15:8]0]
DDR_DQS[ Data strobe input/outputs for each byte of the 16-bit data bus used toV15 I/O/Z V
DD_DDR1] synchronize the data transfers. Output to DDR when writing and inputs whenreading.DDR_DQS[
•DQS1 - For DDR_DQ[15:8]V12 I/O/Z V
DD_DDR0]
•DQS0 - For DDR_DQ[7:0]DDR_BA[2] V8 I/O/Z V
DD_DDR
Bank select outputs. Two are required for 1Gb DDR2 memories.DDR_BA[1] U7 I/O/Z V
DD_DDR
Bank select outputs. Two are required for 1Gb DDR2 memories.DDR_BA[0] U8 I/O/Z V
DD_DDR
Bank select outputs. Two are required for 1Gb DDR2 memories.DDR_A13 U6 I/O/Z V
DD_DDR
DDR Address Bus bit 13DDR_A12 V7 I/O/Z V
DD_DDR
DDR Address Bus bit 12DDR_A11 W7 I/O/Z V
DD_DDR
DDR Address Bus bit 11
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.(2) Specifies the operating I/O supply voltage for each signal. See Section 5.3 ,Power Supplies for more detail.(3) PD = pull-down, PU = pull-up. (To pull up a signal to the opposite supply rail, a 1 k Ωresistor should be used.)
Device Overview20 Submit Documentation Feedback