Alinx ARTIX-7 FPGA User manual

ARTIX-7 FPGA
Development Board
AX7103
User Manual

ARTIX-7 FPGA Development Board AX7103 User Manual
2 / 55
www.alinx.com
Version Record
Version
Date
Release By
Description
Rev 1.2
2020-10-30
Rachel Zhou
First Release

ARTIX-7 FPGA Development Board AX7103 User Manual
3 / 55
www.alinx.com
Table of Contents
Version Record.......................................................................................................2
Part 1: FPGA Development Board Introduction............................................... 6
Part 2: AC7100B core board................................................................................9
Part 2.1: AC7100B Core Board Introduction............................................ 9
Part 2.2: FPGA Chip....................................................................................11
Part 2.3: Active Differential Crystal...........................................................12
Part 2.4: DDR3 DRAM............................................................................... 15
Part 2.5: QSPI Flash...................................................................................17
Part 2.6: LED Light on Core Board.......................................................... 19
Part 2.7: Reset key......................................................................................19
Part 2.8: JTAG Interface.............................................................................20
Part 2.9: Power Interface on the Core Board.........................................21
Part 2.10: Board to Board Connectors pin assignment........................22
Part 2.11: Power Supply.............................................................................29
Part 2.12: Structure Diagram.................................................................... 31
Part 3: Carrier board........................................................................................... 32
Part 3.1: Carrier board Introduction......................................................... 32
Part 3.2: Gigabit Ethernet Interface......................................................... 33
Part 3.3: PCIe x4 Interface........................................................................ 36
Part 3.4: HDMI output interface................................................................ 38
Part 3.5: HDMI Input interface.................................................................. 40
Part 3.6: SD Card Slot................................................................................42
Part 3.7: USB to Serial Port.......................................................................43
Part 3.8: EEPROM 24LC04.......................................................................45
Part 3.9: Expansion Header...................................................................... 46
Part 3.10: JTAG Interface.......................................................................... 49
Part 3.11: XADC interface (not installed by default)............................. 50

ARTIX-7 FPGA Development Board AX7103 User Manual
4 / 55
www.alinx.com
Part 3.12: keys.............................................................................................51
Part 3.13: LED Light................................................................................... 52
Part 3.14: Power Supply............................................................................ 53

ARTIX-7 FPGA Development Board AX7103 User Manual
5 / 55
www.alinx.com
This ARTIX-7 FPGA development platform (Module: AX7103) adopts the
core board + carrier board mode, which is convenient for users to use the core
board for secondary development.
In the design of carrier board, we have extended a wealth of interfaces for
users, such as 1 PCIex4 interface, 2 Gigabit Ethernet interfaces, 1 HDMI
Output interface, 1 HDMI Input interface, Uart Interface, SD card slot etc. It
meets user's requirements for PCIe high-speed data exchange, video
transmission processing and industrial control. It is a "Versatile" ARTIX-7 FPGA
development platform. It provides the possibility for high-speed video
transmission, pre-validation and post-application of network and fiber
communication and data processing. This product is very suitable for students,
engineers and other groups engaged in ARTIX-7FPGA development.

ARTIX-7 FPGA Development Board AX7103 User Manual
6 / 55
www.alinx.com
Part 1: FPGA Development Board Introduction
The entire structure of the AX7103 FPGA development board is inherited
from our consistent core board + carrier board model. A high-speed inter-board
connector is used between the core board and the carrier board.
The core board is mainly composed of FPGA + 2 DDR3 + QSPI FLASH,
which undertakes the functions of high-speed data processing and storage of
FPGA, high-speed data reading and writing between FPGA and two DDR3s,
data bit width is 32 bits, and the bandwidth of the whole system is up to 25Gb.
/s(800M*32bit); The two DDR3 capacities are up to 8Gbit, which meets the
need for high buffers during data processing. The selected FPGA is the
XC7A100T chip of XILINX's ARTIX-7 series, in BGA 484 package. The
communication frequency between the XC7A100T and DDR3 reaches 400Mhz
and the data rate is 800Mhz, which fully meets the needs of high-speed
multi-channel data processing. In addition, the XC7A100T FPGA features four
GTP high-speed transceivers with speeds up to 6.6Gb/s per channel, making it
ideal for fiber-optic communications and PCIe data communications.
The AX7103 carrier board expands its rich peripheral interface, including 1
PCIex4 interface, 2 Gigabit Ethernet interfaces, 1 HDMI Output interface, 1
HDMI Input interface, 1 Uart Interface, 1 SD card slot, XADC connector
interface, 2-way 40-pin expansion header, some keys, LED and EEPROM
circuit.

ARTIX-7 FPGA Development Board AX7103 User Manual
7 / 55
www.alinx.com
Figure 1-1-1: The Schematic Diagram of the AX7103
Through this diagram, you can see the interfaces and functions that the
AX7103 FPGA Development Board contains:
Artix-7 FPGA core board
The core board consists of XC7A100T + 8Gb DDR3 + 128Mb QSPI
FLASH. There are two high-precision Sitime LVDS differential crystals,
one at 200MHz and the other at 125MHz, providing stable clock input
for FPGA systems and GTP modules.
1-channel PCIe x4 interface
Supports PCI Express 2.0 standard, provides PCIe x4 high-speed data
transmission interface, single channel communication rate up to
5GBaud
2-channel Gigabit Ethernet Interface RJ-45 interface
The Gigabit Ethernet interface chip uses Micrel's KSZ9031RNX
Ethernet PHY chip to provide network communication services to users.

ARTIX-7 FPGA Development Board AX7103 User Manual
8 / 55
www.alinx.com
The KSZ9031RNX chip supports 10/100/1000 Mbps network
transmission rates; full duplex and adaptive.
1-channel HDMI Output interface
Silion Image's SIL9134 HDMI encoding chip is selected to support up to
1080P@60Hz output and support 3D output.
1-channel HDMI Input interface
Silion Image's SIL9013 HDMI decoder chip is selected, which supports
up to 1080P@60Hz input and supports data output in different formats.
1-channel Uart to USB interface
1 Uart to USB interface for communication with the computer for user
debugging. The serial port chip is the USB-UAR chip of Silicon Labs
CP2102GM, and the USB interface is the MINI USB interface.
Micro SD card holder
1-port Micro SD card holder, support SD mode and SPI mode
EEPROM
Onboard an IIC interface EEPROM 24LC04
2-way 40-pin expansion port
2-way 40-pin 2.54mm pitch expansion port can be connected to
various ALINX modules (binocular camera, TFT LCD screen,
high-speed AD module, etc.). The expansion port contains 1 channel
5V power supply, 2 channel 3.3V power supply, 3 way ground, 34 IOs
port.
JTAG Interface
A 10-pin 0.1inch spacing standard JTAG ports for FPGA program
download and debugging.
keys
2 keys; 1 reset key (on the core board)
LED Light
5 user LEDs (1 on the core board and 4 on the carrier board)

ARTIX-7 FPGA Development Board AX7103 User Manual
9 / 55
www.alinx.com
Part 2: AC7100B core board
Part 2.1: AC7100B Core Board Introduction
AC7100B (core board model, the same below) FPGA core board, it is
based on XILINX's ARTIX-7 series 100T XC7A100T-2FGG484I. It is a
high-performance core board with high speed, high bandwidth and high
capacity. It is suitable for high-speed data communication, video image
processing, high-speed data acquisition, etc.
This AC7100 core board uses two pieces of MICRON's
MT41J256M16HA-125 DDR3 chip, each DDR has a capacity of 4Gbit; two
DDR chips are combined into a 32-bit data bus width, and the read/write data
bandwidth between FPGA and DDR3 is up to 25Gb; such a configuration can
meet the needs of high bandwidth data processing.
The AC7100B core board expands 180 standard IO ports of 3.3V level, 15
standard IO ports of 1.5V level, and 4 pairs of GTP high speed RX/TX
differential signals. For users who need a lot of IO, this core board will be a
good choice. Moreover, the routing between the FPGA chip and the interface is
equal length and differential processing, and the core board size is only 45*55
(mm), which is very suitable for secondary development.

ARTIX-7 FPGA Development Board AX7103 User Manual
10 / 55
www.alinx.com
Figure 2-1-1: AC7100B Core Board (Front View)
Figure 2-1-2: AC7100B Core Board (Rear View)

ARTIX-7 FPGA Development Board AX7103 User Manual
11 / 55
www.alinx.com
Part 2.2: FPGA Chip
As mentioned above, the FPGA model we use is XC7A100T-2FGG484I,
which belongs to Xilinx's Artix-7 series. The speed grade is 2, and the
temperature grade is industry grade. This model is a FGG484 package with
484 pins. Xilinx ARTIX-7 FPGA chip naming rules as below
Figure 2-2-1: The Specific Chip Model Definition of ARTIX-7 Series
Figure 2-2-2: FPGA chip on board
The main parameters of the FPGA chip XC7A100T are as follows
Name
Specific parameters
Logic Cells
101440
Slices
15850
CLB flip-flops
126800
Block RAM（kb）
4860
DSP Slices
240
PCIe Gen2
1
XADC
1 XADC, 12bit, 1Mbps AD
GTP Transceiver
4 GTP, 6.6Gb/s max
Speed Grade
-2
Temperature Grade
Industrial

ARTIX-7 FPGA Development Board AX7103 User Manual
12 / 55
www.alinx.com
FPGA power supply system
Artix-7 FPGA power supplies are VCCINT, VCCBRAM, VCCAUX, VCCO, VMGTAVCC and
VMGTAVTT. VCCINT is the FPGA core power supply pin, which needs to be connected
to 1.0V; VCCBRAM is the power supply pin of FPGA block RAM, connect to 1.0V;
VCCAUX is FPGA auxiliary power supply pin, connect 1.8V; VCCO is the voltage of
each BANK of FPGA, including BANK0, BANK13~16, BANK34~35. On
AC7100 FPGA core board, BANK34 and BANK35 need to be connected to
DDR3, the voltage connection of BANK is 1.5V, and the voltage of other BANK
is 3.3V. The VCCO of BANK15 and BANK16 is powered by the LDO, and can
be changed by replacing the LDO chip. VMGTAVCC is the supply voltage of
the FPGA internal GTP transceiver, connected to 1.0V; VMGTAVTT is the
termination voltage of the GTP transceiver, connected to 1.2V.
The Artix-7 FPGA system requires that the power-up sequence be
powered by VCCINT, then VCCBRAM, then VCCAUX, and finally VCCO. If
VCCINT and VCCBRAM have the same voltage, they can be powered up at
the same time. The order of power outages is reversed. The power-up
sequence of the GTP transceiver is VCCINT, then VMGTAVCC, then
VMGTAVTT. If VCCINT and VMGTAVCC have the same voltage, they can be
powered up at the same time. The power-off sequence is just the opposite of
the power-on sequence.
Part 2.3: Active Differential Crystal
The AC7100B core board is equipped with two Sitime active differential
crystals, one is 200MHz, the model is SiT9102-200.00MHz, the system main
clock for FPGA and used to generate DDR3 control clock; the other is 125MHz,
model is SiT9102 -125MHz, reference clock input for GTP transceivers.
Part 2.3.1: 200Mhz Active Differential clock
G1 in Figure 2-3-1 is the 200M active differential crystal that provides the
development board system clock source. The crystal output is connected to the

ARTIX-7 FPGA Development Board AX7103 User Manual
13 / 55
www.alinx.com
BANK34 global clock pin MRCC (R4 and T4) of the FPGA. This 200Mhz
differential clock can be used to drive the user logic in the FPGA. Users can
configure the PLLs and DCMs inside the FPGA to generate clocks of different
frequencies.
Figure 2-3-1: 200Mhz Active Differential Crystal Schematic
Figure 2-3-2: 200Mhz Active Differential Crystal on the Core Board
200Mhz Differential Clock Pin Assignment
Signal Name
FPGA PIN
SYS_CLK_P
R4
SYS_CLK_N
T4
Part 2.3.2: 125Mhz Active Differential Crystal
G2 in Figure 2-3-3 is the 125Mhz active differential crystal, which is the
reference input clock provided to the GTP module inside the FPGA. The crystal

ARTIX-7 FPGA Development Board AX7103 User Manual
14 / 55
www.alinx.com
output is connected to the GTP BANK216 clock pins MGTREFCLK0P (F6) and
MGTREFCLK0N (E6) of the FPGA.
Figure 2-3-3: 125Mhz Active Differential Crystal Schematic
Figure 2-3-4: 125Mhz Active Differential Crystal on the Core Board
125Mhz Differential Clock Pin Assignment
Net Name
FPGA PIN
MGT_CLK0_P
F6
MGT_CLK0_N
E6

ARTIX-7 FPGA Development Board AX7103 User Manual
15 / 55
www.alinx.com
Part 2.4: DDR3 DRAM
The FPGA core board AC7100B is equipped with two Micron 4Gbit
(512MB) DDR3 chips, model MT41J256M16HA-125 (compatible with
MT41K256M16HA-125). The DDR3 SDRAM has a maximum operating speed
of 800MHz (data rate 1600Mbps). The DDR3 memory system is directly
connected to the memory interface of the BANK 34 and BANK35 of the FPGA.
The specific configuration of DDR3 SDRAM is shown in Table 2-4-1.
Bit Number
Chip Model
Capacity
Factory
U5,U6
MT41J256M16HA-125
256M x 16bit
Micron
Table 2-4-1: DDR3 SDRAM Configuration
The hardware design of DDR3 requires strict consideration of signal
integrity. We have fully considered the matching resistor/terminal resistance,
trace impedance control, and trace length control in circuit design and PCB
design to ensure high-speed and stable operation of DDR3. The hardware
connection diagram of DDR3 DRAM is shown in Figure 2-4-1:
Figure 2-4-1: The DDR3 DRAM Schematic

ARTIX-7 FPGA Development Board AX7103 User Manual
16 / 55
www.alinx.com
Figure 2-4-2: The DDR3 on the Core Board
DDR3 DRAM pin assignment:
Net Name
FPGA PIN Name
FPGA P/N
DDR3_DQS0_P
IO_L3P_T0_DQS_AD5P_35
E1
DDR3_DQS0_N
IO_L3N_T0_DQS_AD5N_35
D1
DDR3_DQS1_P
IO_L9P_T1_DQS_AD7P_35
K2
DDR3_DQS1_N
IO_L9N_T1_DQS_AD7N_35
J2
DDR3_DQS2_P
IO_L15P_T2_DQS_35
M1
DDR3_DQS2_N
IO_L15N_T2_DQS_35
L1
DDR3_DQS3_P
IO_L21P_T3_DQS_35
P5
DDR3_DQS3_N
IO_L21N_T3_DQS_35
P4
DDR3_DQ[0]
IO_L2P_T0_AD12P_35
C2
DDR3_DQ [1]
IO_L5P_T0_AD13P_35
G1
DDR3_DQ [2]
IO_L1N_T0_AD4N_35
A1
DDR3_DQ [3]
IO_L6P_T0_35
F3

ARTIX-7 FPGA Development Board AX7103 User Manual
17 / 55
www.alinx.com
DDR3_DQ [4]
IO_L2N_T0_AD12N_35
B2
DDR3_DQ [5]
IO_L5N_T0_AD13N_35
F1
DDR3_DQ [6]
IO_L1P_T0_AD4P_35
B1
DDR3_DQ [7]
IO_L4P_T0_35
E2
DDR3_DQ [8]
IO_L11P_T1_SRCC_35
H3
DDR3_DQ [9]
IO_L11N_T1_SRCC_35
G3
DDR3_DQ [10]
IO_L8P_T1_AD14P_35
H2
DDR3_DQ [11]
IO_L10N_T1_AD15N_35
H5
DDR3_DQ [12]
IO_L7N_T1_AD6N_35
J1
DDR3_DQ [13]
IO_L10P_T1_AD15P_35
J5
DDR3_DQ [14]
IO_L7P_T1_AD6P_35
K1
DDR3_DQ [15]
IO_L12P_T1_MRCC_35
H4
DDR3_DQ [16]
IO_L18N_T2_35
L4
DDR3_DQ [17]
IO_L16P_T2_35
M3
DDR3_DQ [18]
IO_L14P_T2_SRCC_35
L3
DDR3_DQ [19]
IO_L17N_T2_35
J6
DDR3_DQ [20]
IO_L14N_T2_SRCC_35
K3
DDR3_DQ [21]
IO_L17P_T2_35
K6
Part 2.5: QSPI Flash
The FPGA core board AC7100B is equipped with one 128MBit QSPI
FLASH, and the model is N25Q128, which uses the 3.3V CMOS voltage
standard. Due to the non-volatile nature of QSPI FLASH, it can be used as a
boot device for the system to store the boot image of the system. These
images mainly include FPGA bit files, ARM application code, core application
code and other user data files. The specific models and related parameters of
QSPI FLASH are shown in Table 2-5-1.
Position
Model
Capacity
Factory
U8
N25Q128
128M Bit
Numonyx
Table 2-5-1: QSPI FLASH Specification
QSPI FLASH is connected to the dedicated pins of BANK0 and BANK14 of

ARTIX-7 FPGA Development Board AX7103 User Manual
18 / 55
www.alinx.com
the FPGA chip. The clock pin is connected to CCLK0 of BANK0, and other data
and chip select signals are connected to D00~D03 and FCS pins of BANK14
respectively. Figure 2-5-1 shows the hardware connection of QSPI Flash.
Figure 2-5-1: QSPI Flash Schematic
QSPI Flash pin assignments:
Net Name
FPGA PIN Name
FPGA P/N
QSPI_CLK
CCLK_0
L12
QSPI_CS
IO_L6P_T0_FCS_B_14
T19
QSPI_DQ0
IO_L1P_T0_D00_MOSI_14
P22
QSPI_DQ1
IO_L1N_T0_D01_DIN_14
R22
QSPI_DQ2
IO_L2P_T0_D02_14
P21
QSPI_DQ3
IO_L2N_T0_D03_14
R21
Figure 2-5-2: QSPI on the Core Board

ARTIX-7 FPGA Development Board AX7103 User Manual
19 / 55
www.alinx.com
Part 2.6: LED Light on Core Board
There are 3 red LED lights on the AC7100B FPGA core board, one of
which is the power indicator light (PWR), one is the configuration LED light
(DONE), and one is the user LED light. When the core board is powered, the
power indicator will illuminate; when the FPGA is configured, the configuration
LED will illuminate. The user LED light is connected to the IO of the BANK34,
the user can control the light on and off by the program. When the IO voltage
connected to the user LED is high, the user LED is off. When the connection IO
voltage is low, the user LED will be lit. The schematic diagram of the LED light
hardware connection is shown in Figure 2-6-1:
Figure 2-6-1: LED lights on core board Schematic
User LEDs Pin Assignment
Part 2.7: Reset key
There is a reset key on the AC7100B FPGA core board. The reset key is
connected to the normal IO of the BANK34 of the FPGA chip. The user can use
this reset key to initialize the FPGA program. When the key is pressed in the
design, the signal voltage input to IO is low, and the reset signal is valid; when
the key is not pressed, the signal input to IO is high. The schematic diagram of
Signal Name
FPGA Pin Name
FPGA Pin Number
Description
LED1
IO_L15N_T2_DQS_34
W5
User LED

ARTIX-7 FPGA Development Board AX7103 User Manual
20 / 55
www.alinx.com
the reset key connection is shown in Figure 2-7-1:
Figure 2-7-1: Reset key Schematic
Figure 2-7-2: Reset key on the Core Board
Reset key pin assignment
Signal Name
ZYNQ Pin Name
ZYNQ Pin Number
Description
RESET_N
IO_L17N_T2_34
T6
Reset Key
Part 2.8: JTAG Interface
The JTAG test socket J1 is reserved on the AC7100B core board for JTAG
download and debugging when the core board is used alone. Figure 2-8-1 is
the schematic part of the JTAG port, which involves TMS, TDI, TDO, TCK. ,
GND, +3.3V these six signals.
Figure 2-8-1: JTAG Interface Schematic