Alinx ZYNQ 7000 User manual

ZYNQ7000 FPGA
Development Board
AX7020
User Manual

ZYNQ FPGA Development Board AX7020 User Manual
2 / 47
Version Record
Revision
Date
Release By
Description
Rev 1.0
2019-04-24
Rachel Zhou
First Release

ZYNQ FPGA Development Board AX7020 User Manual
3 / 47
Table of Contents
Version Record...................................................................................................... 2
Part 1: FPGA Development Board Introduction................................................6
Part 2: Dimensional structure...............................................................................8
Part 3: Power Supply.............................................................................................9
Part 4: ZYNQ Chip...............................................................................................12
Part 4.1: JTAG Interface............................................................................. 14
Part 4.2: FPGA Power System..................................................................15
Part 4.3: ZYNQ boot configuration........................................................... 16
Part 5: Clock Configuration................................................................................ 17
Part 5.1: PS system clock source............................................................. 17
Part 5.2: PL system clock source..............................................................18
Part 6：ZYNQ Processor System (PS) peripherals......................................19
Part 6.1: QSPI Flash................................................................................... 19
Part 6.2: DDR3 DRAM................................................................................21
Part 6.3: Gigabit Ethernet Interface..........................................................24
Part 6.4: USB2.0 Interface......................................................................... 27
Part 6.5: USB to Serial Port....................................................................... 29
Part 6.6: SD Card Slot................................................................................ 30
Part 6.7: PS PMOD connector.................................................................. 31
Part 6.8: User LEDs.................................................................................... 32
Part 6.9: User Buttons.................................................................................33
Part 7：ZYNQ Programmable Logic (PL) peripherals..................................34
Part 7.1: HDMI Interface.............................................................................34
Part 7.2: EEPROM 24LC04....................................................................... 37
Part 7.3: Real Time Clock DS1302...........................................................38

ZYNQ FPGA Development Board AX7020 User Manual
4 / 47
Part 7.4: Expansion Port J10.....................................................................39
Part 7.5: Expansion Port J11..................................................................... 42
Part 7.6: User LEDs.................................................................................... 45
Part 7.7: User Buttons.................................................................................46

ZYNQ FPGA Development Board AX7020 User Manual
5 / 47
The ZYNQ7000 FPGA development platform uses XILINX's Zynq7000
SOC chip XC7Z020 solution, which uses ARM+FPGA SOC technology to
integrate dual-core ARM Cortex-A9 and FPGA programmable logic on a single
chip. The Xilinx Zynq7000 series XC7Z020-2CLG400I is used as the core
processor, which has rich hardware resources and peripheral interfaces on
ARM and FPGA respectively. Adhering to the "exquisite, practical, and concise"
design concept, it is not only suitable for software verification of software
workers, but also for hardware design of hardware developers, that is, system
cooperation of software and hardware, and accelerate the development
process of the project.

ZYNQ FPGA Development Board AX7020 User Manual
6 / 47
Part 1: FPGA Development Board Introduction
The AX7070 FPGA development board uses Xilinx's Zynq7000 series of
chips, model XC7Z020-2CLG400I, in a 400-pin FBGA package. The
ZYNQ7000 chip can be divided into a processor system part (PS) and a
programmable logic part (PL). On the AX7020 development board, the PS and
PL sections of the ZYNQ7000 are equipped with a wealth of external interfaces
and devices for user convenience and functional verification. In addit2ion, the
Xilinx USB Cable downloader circuit is integrated on the AX7020 FPGA
development board, so users can download and debug the AX7020 FPGA
development board with a USB cable.
Figure 1-1 is the Schematic diagram of the entire AX7020 FPGA
development board:
Figure 1-1: The Schematic Diagram of the AX7020
Through this diagram, you can see the interfaces and functions that the
AX7010 FPGA Development Board contains:

ZYNQ FPGA Development Board AX7020 User Manual
7 / 47
+5V power input, maximum 2A current protection
Xilinx ARM+FPGA chip Zynq-7000 XC7Z020-2CLG400I
DDR3
Two large-capacity 4Gbit (A total of 8Gbit) high-speed DDR3 SDRAMs
can be used as a cache for ZYNQ chip data or as a memory for the
operating system
QSPI FLASH
A 256Mbit QSPI FLASH memory chip can be used as a Uboot file for
ZYNQ chips, storage of system files and user data;
Gigabit Ethernet Interface
1-channel 10/100M/1000M Ethernet RJ45 interface for Ethernet data
exchange with computers or other network devices.
HDMI Input/Output Interface
The 1-channel HDMI image video input and output interface, can realize
1080P video image transmission
USB2.0 HOST Interface
1-channel USB HOST interface, to connect with external USB slave
devices, such as connecting a mouse, keyboard, USB flash drive etc.
The USB interface uses a flat USB interface (USB Type A).
USB2.0 OTG Interface
1-channel high-speed USB2.0 OTG interface for OTG communication
with PC or USB devices
USB Uart Interface
1-channel USB Uart interface for serial communication with PC or
external devices
RTC real time clock
One of RTC real time clock with battery holders, battery model CR1220.
EEPROM 24LC04
One piece of IIC interface EEPROM 24LC04

ZYNQ FPGA Development Board AX7020 User Manual
8 / 47
LED Light
6 LEDs; 2 PS control LED, 4 PL control indicators.
Button
7 buttons; 1 reset button, 2 buttons controlled by PS, 4 buttons
controlled by PL.
Clock
An on-board 33.333Mhz active crystal oscillator provides a stable clock
source for the PS system, a 50MHz active crystal oscillator that
provides additional clocking for the PL logic
2-way 40-pin expansion port
2-way 40-pin 0.1inch spacing expansion port for extending the IOs of
ZYNQ PL parts, and can be connect to various ALINX modules
(binocular camera, TFT LCD screen, high-speed AD module, etc.)
1-way 12-pin expansion port
1-way 12-pin 0.1inch spacing expansion port for extending the MIO of
ZYNQ PS system
USB JTAG Interface
One way USB JTAG port, debug and download ZYNQ system through
USB cable and onboard JTAG circuit
Micro SD card holder
1-channel Micro SD card holder, to insert SD card for stores operating
system images and file systems.
Part 2: Dimensional structure
The size of the development board is 130mm x 90mm, and the PCB is
designed with an 8-layer board. There are 4 screw positioning holes around the
board for fixing the development board. The holes diameter of the positioning
hole is 3.5mm, and the dxf structure diagram is provided in the documents.

ZYNQ FPGA Development Board AX7020 User Manual
9 / 47
Figure 2-1: FPGA Size Dimension
Part 3: Power Supply
The power input voltage of the development board is DC5V, The
schematic diagram of the power supply design on the AX7020 FPGA
development board is shown in Figure 3-1

ZYNQ FPGA Development Board AX7020 User Manual
10 / 47
Figure 3-1: Power Supply Schematic
The development board is powered by +5V, and is converted into +3.3V,
+1.5V, +1.8V, +1.0V four-way power supply through four DC/DC power supply
chip TLV62130RGT. Each output current can be up to 3A. VCCIO power is
generated by one LDO SPX3819M5-3-3, and VCCIO is mainly used to power
the BANK35 of ZYNQ. By replacing other LDO chips, the BANK35's IO can be
adapted to different voltage standards. VTT and VREF Voltage required by
DDR3 are generated by 1.5V via TI's TPS51200. The functions of each power
distribution are shown in the following table below:
Power Supply
Function
+1.0V
ZYNQ Core Voltage
+1.5V
DDR3, ZYNQ Bank502
+1.8V
ZYNQ auxiliary voltage, ZYNQ PLL, ZYNQ Bank501, VCCIO, Ethernet,
USB 2.0
+3.3V
ZYNQ VCCIO, Gigabit Ethernet, Serial Port, HDMI, RTC,
FLASH,EEPROM SD Card