Denon DN-C615 User manual

SERVICE MANUAL
MODEL DN-C615
STEREO CD/MP3 PLAYER
Some illustrations using in this service manual are slightly different from the actual set.
16-11, YUSHIMA 3-CHOME, BUNKYOU-KU, TOKYO 113-0034 JAPAN
Telephone: [phone]
X0160 NC 0211
For U.S.A., Canada, Europe,
Korea model

2
2
DN-C615
 CD SECTION
Type: Single-mechanism compact disc player
Audio channel: 2 channel stereo
Quantization: 16-bit Liner
Sampling Frequency: 44.1kHz at Normal Pitch
Oversampling Ratio: 8 times
Frequency Response: 20 to 20,000Hz
Total Harmonic Distortion: 0.007%
Signal-to-noise Ratio: 107dB
Dynamic Range: 98dB
Channel Separation: 90dB
Analog Output: RCA jack
Output Level: 2.0 V at 0 dB disc
Load Impedance: 10kΩ/kohms or more
Digital Output: RCA jack
Signal Format: SPDIF or IEC-958 Type II
Variable Pitch Control: 12% max.
Frame Search Accuracy: 1/75 second
Discs: Standard compact discs (12cm and 8 cm)
CD Mechanism Service Life: 1000 hours (continuous playback)
 REMOTE Wired Remote Control Connection (Stereo mini jack)
Remote Control Sensor
 GENERAL
Headphone Output: Stereo
Outputs Level: 410mW
Load Impedance: 33Ω/ohms
Power supply: 120V AC 10%,60Hz (for U.S.A & Canada models)
230V AC 10%,50Hz (for European & U.K. models)
Power Consumption: 13W
Dimensions: 482 (W) x 88 (H) x 280 (D) mm
Installation: 19-inch rack mountable (2U)
Mass: 4.7kg
*For improvement purposes,specifications and design are subject to change without notice.
SPECIFICATIONS
SAFETY PRECAUTIONS
The following check should be performed for the continued protection of the customer and service technician.
LEAKAGE CURRENT CHECK
Before returning the unit to the customer, make sure you make either (1) a leakage current check or (2) a line to chassis
resistance check. If the leakage current exceeds 0.5 milliamps, or if the resistance from chassis to either side of the
power cord is less than 460 kohms, the unit is defective.

3
3
DN-C615
DISASSEMBLY
(To reassemble, reverse disassembly)
1. TOP COVER
(1) Remove 4screws from both sides and 2 screws from back Panel.
2. FRONT PANEL
(1) Pull Loader frame frontward, and remove loader panel.
(2) Remove 2 front panel upper screws.
(3) Undo 2 front panel upper hooks.
(4) Pull front panel and undo 3 lower hooks.
Screw
Screw
Screw
Top cover
Loader Panel Screw
Hook
Front panel

4
4
DN-C615
3. MECHANISM UNIT
3.1. How to remove a mechanism unit in case a power supply is not turned on.
(1) Remove 4 screws on the Mecha base.
(2) Remove the CD Mecha to the arrow direction.
(3) Detach the Loader panel to the arrow direction.
(4) A gear is turned and a tray is turned in the direction of an arrow.
(5) A tray is pinched and it turns in the direction of an arrow.
(6) Remove 4 screws on the Mechanism unit
Loader panel
Gear
Tray
Screw
Screw

5
5
DN-C615
3.2. How to remove a mechanism unit in case a power supply is turned on.
(1) Remove 4 screws.
Screw
Screw

6
6
DN-C615
SERVICE PROGRAM
1. REQUIRED MEASURING IMPLEMENT
• Reference disc (TCD784 or CO-74176)
1.1. What is Service Program
Service program is a special program intended for confirming servo functions etc.
1.2. µcom Version Check
• Refer to "Preset Functions and Operations" of the instruction manual.
• You can check the µcom version.
1.3. B.E.R. Checks and Automatic Servo Adjustment Call
• Switch on the power while pushing the 5 button and 6 button at the same time. And Loading a disc
by OPEN/CLOSE button.
(1) Block Error Rate
Press the PLAY button. B.E.R. is displayed.
01Tr **m XXXX XXXX: Block Error Rate
You can select the track by the 、button.
(2) Tracking balance and Focus balance data
Press the 2 button. Tracking balance and Focus balance data is displayed.
2±XXX±@@@ XXX: Tracking balance
@@@: Focus balance
(3) Focus gain data
Press the 3 button. Focus gain data is displayed.
3 XXXX XXXX: Focus gain
(4) Tracking gain data
Press the 4 button. Tracking gain data is displayed.
4 XXXX XXXX: Tracking gain
(5) Tracking offset and Focus offset data
Press the 5 button. Tracking offset and Focus offset data is displayed.
5 ±XXX±@@@ XXX: Tracking offset
@@@: Focus offset
(6) Press the 1 button to select the Block Error Rate data.
(7) To stop the B.E.R. Check and Automatic Servo Adjustment Call mode, please turn off the POWER switch.
Adjustment Item Adjustment Value indicator
1 Tracking Balance -025 ~ +025
2 Focus Balance -030 ~ +030
3 Focus Gain 0576 ~ 2304
4 Tracking Gain 0392 ~ 1569
5 Tracking Offset -005 ~ +005
6 Focus Offset -005 ~ +005

7
7
DN-C615
1.4. Test Mode (Heat Run mode)
• Switch on the power while pushing the 3 button and 4 button at the same time. "000TroHR0000" is
displayed. And the tray is opened
(1) Hold the disc by the edges and place it on the disc tray.
(2) Starting with the OPEN/CLOSE button, it repeats open/close of the tray and playback.
***TrxHRXXXX ***: Track No.
x : o, c, s, t, r, and p
XXXX: Cycle quantity
All tracks are played back if the track count is less than 20. Only the first and last tracks are played
back if the tracks are more than 21. When any errors, it stops and indicates error code
(Refer to the Error Code Table).
(3) To stop the Test mode, please turn off the POWER switch.
1.5. Error Code Table
Error Code CONTENTS
Error 01 Unable to close the loader tray in the regulation time.
Error 02 Unable to open the loader tray in the regulation time.
Error 03 Inner circle switch ON error even if the time is over.
Error 04 Inner circle switch OFF error even if the time is over.
Error 05 The focus offset adjustment result is outside the regulation range.
Error 06 Unable to adjust the focus offset in the regulation time.
Error 07 The tracking offset adjustment result is outside the regulation range.
Error 08 Unable to adjust the tracking offset in the regulation time
Error 09 The FE peak is outside the regulation range.
Error 0A The FE peak is outside the regulation range.
Error 0B Unable to adjust the focus rough gain in the regulation time.
Error 0C The focus rough gain is outside the regulation range.
Error 0D Unable to actuate focus in the regulation time.
Error 0E Unable to actuate tracking in the regulation time.
Error 0F Unable to adjust the tracking rough gain in the regulation time.
Error 10 The tracking rough gain is outside the regulation range.
Error 11 Unable to adjust the tracking balance in the regulation time.
Error 12 The tracking balance adjustment result is outside the regulation range.
Error 13 Focus servo down during automatic adjustment.
Error 14 Focus servo down during automatic adjustment.
Error 15 Unable to adjust the focus balance in the regulation time.
Error 16 The focus balance adjustment result is outside the regulation range.
Error 17 Track servo down during automatic adjustment.
Error 18 Unable to adjust the focus fine gain in the regulation time.

8
8
DN-C615
2. µCOM VERSION UPGRADE
System µcom can be upgraded in the following manner.
Version Upgrade Method
(1) Record the version upgrade software on a CD-R or CD-RW disc, only as one file with the format ISO9660 Mode-1. The file
name of the supplied version upgrade software should be used as is and this disc needs to finalize.
(2) Hold the disc by the edges and place it on the disc tray.
(3) Press the OPEN/CLOSE button to start the version upgrade.
"Version Up" "Push Play!" "xxxx->XXXX" are displayed.
xxxx : current version
XXXX : upgrade version
(4) Press the PLAY button.
"Now Writing" "Writing-XXX" are displayed.
XXX : count up from 000 to129
(5) When the version upgrade is finished, "Complete!" is indicated.
(6) Turn off the power once and turn on again. Press the OPEN/CLOSE button and remove the disc.
NOTE:
When the power is turned off before “Complete!” is displayed, µcon version is not written correctly.
Error Code CONTENTS
Error 19 The focus fine gain is outside the regulation range.
Error 1A Unable to adjust the tracking fine gain in the regulation time.
Error 1B The tracking fine gain is outside the regulation range.
Error 1C Unable to adjust automatically in the regulation time.
Error 1D Unable to read the subcode Q in the regulation time.
Error 1E Unable to read the TOC in the regulation time.
Error 1F Focus servo down during search (over the regulation time).
Error 20 Track servo down during search (over the regulation time).
Error 2116 Servo error during search.
Error 2103 Search error (over the regulation time).
Error 22 Discontinuity occurred, during write to the DRAM.
Error 23 The error which cannot be corrected to the read data.
Error 24 Unable to do the level detect.
Error 25 Unable to join data in the regulation time.
Error 26 The error rate when recording on the memory is over the regulation value.
Error 27 The subcode jump more than regulation.

9
9
DN-C615
BLOCK DIAGRAM
SN74LV244
3.3V 5V
I/F
TC74HCT7007
4M FLASH
ROM KEY
FLD
DRIVER
M66005FP
3.3V 5V
I/F
TC74HCT7007
16M DRAM
P. TRANS
MUTE
FLD
CLOCK GEN
SYSTEM uCOM
MN102H60KDA
3.3V 5V
I/F
TC74HCT7007
5V 3.3V
I/F
MUTE
MUTE
DSP
MN662791
AN22002A
DAC
PCM1716E
CD MECHA
MOTOR
ACTUATOR
P.U
DRIVER
AN8785SB
HEAD AMP
<CD MUTE>
WIRED
REMOTE
IN
RC5
OUT
EXT
H/P OUT
CD OUT
DIGITAL
OUT

10
10
DN-C615
SEMICONDUCTORS
IC’s
MN102H60KDA
(IC101)
MN102H60KDA Terminal Function
Pin
No. Pin Name Symbol I/O Det Ext Res Ini Function
1 P60, WAIT, SBT2 PCDMUTE O - Pd L L Mute for CD
2 P61, _RE _RD O - - Hi-Z - Read signal
3 P62, _WEL _WEL O - - Hi-Z - Write signal
4 P63, _WE, _WEH PEXTIN I - - Hi-Z - EXT.IN signal
5 _CS0,TM13OA _CS0 O - - Hi-Z - Chip select signal (MASK ROM operation : Input port)
6 _CS1, TM13OB _CS1 O - - Hi-Z - Chip select signal (IN/OUT)
7 _CS2, TM14OA _CS2 O - - Hi-Z - Chip select signal (Normal operation : Input port, MASK ROM operation
: F.ROM Chip select)
8 _CS3, TM14OB _CS3 O - - Hi-Z - Deck (Input/Output)
9 P54, _BREQ PEXTOUT O - - Hi-Z H EXT.OUT signal
10 P55, _BRACK PRMTOUT O - - Hi-Z H Remote output signal
11 P56, ALE, _ALE,
_BSTRE, TM15IA PMON2 I - - Hi-Z - Monitor signal 2
12 P57,_WORD _WORD I - H H H Data bit bus width select 'H': 8bit
13 P20,A00,SBT2 A00 A/O - - Unfix - Address bus
14 P21,A01,SBI2 A01 A/O - - Unfix - Address bus
15 P22,A02,SBO2 A02 A/O - - Unfix - Address bus
16 P23,A03 A03 A/O - - Unfix - Address bus
17 Vdd Vdd - - - - - Power supply (+3.3V)
18 BOSC,BIBT1,
BIBT2,PB0 PIRINH O - - Hi-Z L Infrared remote 'L': Enable / 'H': Inhibit
19 Vss Vss - - - - - GND(0V)
20 XI,PB1 PCE O - - Hi-Z L Chip select 'L': MN662791 / 'H': BU2618
21 XO XO - - - - - Not used. OPEN
22 Vdd Vdd - - - - - Power supply (+3.3V)
23 OSCI OSCI I - - - -
24 OSCO OSCO O - - - - OSCI output
25 MODE MODE I - L L L Mode select 'L': Processor mode
26 P24,A04,TM15IA A04 A/O - - Unfix - Address bus
27 P25,A05 A05 A/O - - Unfix - Address bus
28 P26,A06 A06 A/O - - Unfix - Address bus
29 P27,A07 A07 A/O - - Unfix - Address bus
30 P30,A08,_KI0 A08 A/O - - Unfix - Address bus
31 P31,A09,_KI1 A09 A/O - - Unfix - Address bus
32 P32,A10,_KI2 A10 A/O - - Unfix - Address bus
75
76
100
125 26
50
51

11
11
DN-C615
33 P33,A11,_KI3 A11 A/O - - Unfix - Address bus
34 AVDD AVDD - - - - - Analog power supply terminal
35 P34,A12,_KI4 A12 A/O - - Unfix - Address bus
36 P35,A13,_KI5 A13 A/O - - Unfix - Address bus
37 P36,A14,_KI6 A14 A/O - - Unfix - Address bus
38 P37,A15,_KI7 A15 A/O - - Unfix - Address bus
39 P40,A16 A16 A/O - - Unfix - Address bus
40 P41,A17 A17 A/O - - Unfix - Address bus
41 P42,A18 A18 A/O - - Unfix - Address bus
42 P43,A19 A19 A/O - - Unfix - Address bus
43 Vref- Vref- - - - - - Standard analog power supply
44 P44,AN4,A20 PPARA1 I Lv - Unfix - Parallel input 1 (Use A/D converter)
45 P45,AN5,A21 PPARA2 I Lv - Unfix - Parallel input 2 (Use A/D converter)
46 P46,AN6,STOP,
A22 PPARA3 I Lv - Hi-Z - Parallel input 3 (Use A/D converter)
47 P47,AN7,WDOUT,
A23 PSDA I/O - - Hi-Z - Not used.
48 P80,TM14OA PSCL O - - Hi-Z H Not used.
49 P81,TM14OB PDUB O - - Hi-Z H Dubbing signal 'L': Dubbing
50 P82,TM0IO,SBI2,
SBT3,SCL3 PMON1 I - - Hi-Z - Monitor signal 1
51 P83,TM4IO,SBI3 RxD I - - Hi-Z - Serial port (9600bps by xxMHz)
52 P84,TM7IO,SBO3,
SDA3 TxD O - - Hi-Z H Serial port (9600bps by xxMHz)
53 P85,TM9IOA,SBO2,
SBT4,SCL4 PFLCLK O - - Hi-Z H To FL driver SCK
54 Vref+ Vref+ - - - - - Standard analog power supply
55 P86,TM9IOB,SBI4 PFLCS O - - Hi-Z H To FL driver CS
56 P87,TM9IC,SBO4,
SDA4 PFLSD O - - Hi-Z H To FL driver SDATA
57 P90,TM8IOA,BIBT1,
_DMAREQ1 PBIAS O - Pd L L Bias signal 'H': BIAS ON
58 P91,TM10IOA,BIBT2,
_DMAACK1 PRMUTE O - Pu H H Rec mute change signal 'H': MUTE ON
59 P92,TM10IOB,
_DMAREQ0 PLRCK I Ed - Hi-Z - LRCK : Use for time code creation during MP3 playback.
60 P93,TM10IC,
_DMAACK0 PNRST O - Pd L L Round IC reset signal
61 Vss Vss - - - - - GND (0V)
62 P94,AN0 PADINL I Lv Pd L - Use A/D converter
63 P95,AN1 PADINR I Lv Pd L - Use A/D converter
64 P96,AN2 PREMO1 I Lv - Hi-Z - Use A/D converter
65 P97,AN3 PREMO2 I Lv - Hi-Z - Use A/D converter
66 Vdd Vdd - - - - - Power supply (+3.3V)
67 P70,SBT0,_RAS PMCLK O - - Hi-Z H DSP interface Clock (clock synchronous formula)
68 P71,SBI0,_CAS,
_LCAS PSTAT I - - Hi-Z - DSP interface Reception (clock synchronous formula)
69 P72,SBO0,_UCAS PMDAT O - - Hi-Z H DSP interface Transmission (clock synchronous formula)
70 P73,SBT1,DUMX PTXTCLK O - - Hi-Z H Use during CD-TEXT data read (clock synchronous formula)
71 P74,SBI1 PTXTD I - - Hi-Z - Use during CD-TEXT data read (clock synchronous formula)
72 P75,SBO1 PMLD O - - Hi-Z H DSP interface latch
73 TEST1 TEST1 I - Pu - - Pull up 33 - 50K
74 TEST2 TEST2 I - Pu - - Pull up 33 - 50K
75 _NMI _NMI I Lv - Hi-Z - Need pull up
76 PA0,_IRQ0 PBLKCK I Ed - Hi-Z - Sub code clock interruption
77 PA1,_IRQ1 PDQSY I Ed - Hi-Z - CD-TEXT DQSY Interruption
78 PA2,_IRQ2 PPLS I Ed - Hi-Z - Count by DOWN EDGE. One rotation by three counts.
79 PA3,_IRQ3 PREMOTE I Ed - Hi-Z - RC-5/Infrared remote signal input
80 PA4,_IRQ4,TM15IB PCHGOFT O - Pu H L Off track signal
81 PA5,ADSEP ADSEP I - H H H 'H': Address data separation mode / 'L': Address data common mode
Pin
No. Pin Name Symbol I/O Det Ext Res Ini Function

12
12
DN-C615
82 _RST _RESET I Lv - L - Reset signal 'L': RESET
83 Vdd Vdd - - - - - Power supply (+3.3V)
84 P00,D00,AD00 D00 D/O - - Hi-Z - Data bus
85 P01,D01,AD01 D01 D/O - - Hi-Z - Data bus
86 P02,D02,AD02 D02 D/O - - Hi-Z - Data bus
87 P03,D03,AD03 D03 D/O - - Hi-Z - Data bus
88 P04,D04,AD04 D04 D/O - - Hi-Z - Data bus
89 P05,D05,AD05 D05 D/O - - Hi-Z - Data bus
90 P06,D06,AD06 D06 D/O - - Hi-Z - Data bus
91 P07,D07,AD07 D07 D/O - - Hi-Z - Data bus
92 Vss Vss - - - - - GND(0V)
93 P010,D08,AD08,
TM8IOB PMIX O - Pd L L Deck line out 'H': Mix out of CD+DECK
94 P011,D09,AD09,
TM8IC PPOFF I - - H - 'L': Power failure detection
95 P012,D10,AD10,
TM11IOA PDECKM UT O - Pd L L Deck line mute 'L': MUTE ON
96 P013,D11,AD11,
TM11IOB POPEN I - - Hi-Z - OPEN switch
97 P014,D12,AD12,
TM11IC PCLOSE I - - Hi-Z - CLOSE switch
98 P015,D13,AD13,
TM12IOA PLOAD O - - Hi-Z H OPEN/CLOSE signal (PWM out put) (During Pnrst='L', out put PWM(50%))
99 P016,D14,AD14,
TM12IOB O--Hi-ZH
100 P017,D15,AD15,
TM12IC PINSW I - - Hi-Z - Inner circle SW
Pin
No. Pin Name Symbol I/O Det Ext Res Ini Function

13
13
DN-C615
MN6627911AC
(IC201)
MN6627911AC Terminal Function
Pin No. Pin Name I/O Function
1 DRVDD I Power supply for DRAM interface (Pin No.2 - 18, 80)
2 D0 I/O Data I/O signal 0 for DRAM
3 D1 I/O Data I/O signal 1 for DRAM
4 WE O Write enable signal for DRAM
5 RAS O RAS control signal for DRAM
6 D2 I/O Data I/O signal 2 for DRAM
7 D3 I/O Data I/O signal 3 for DRAM
8 CAS O CAS control signal 0 for DRAM
9 A10 O Address signal 10 for DRAM
10 A8 O Address signal 8 for DRAM
11 A7 O Address signal 7 for DRAM
12 A6 O Address signal 6 for DRAM
13 A5 O Address signal 5 for DRAM
14 A4 O Address signal 4 for DRAM
15 A9 O Address signal 9 for DRAM
16 A0 O Address signal 0 for DRAM
17 A1 O Address signal 1 for DRAM
18 A2 O Address signal 2 for DRAM
19 A3 O Address signal 3 for DRAM
20 DVSS2 I GND for digital
21 DVDD2 I Power supply for digital
22 SPOUT O Spindle motor drive signal
23 TRVP O Traverse drive signal
24 TRVM O Not used
25 TRP O Tracking drive
26 GCNTL O Gain control signal for CD-RW
27 FOP O Focus drive
28 CHGICO O EQ select signal
29 IOVDD1 I Power supply for IO
30 TBAL O Tracking balance adjust
31 FBAL O Focus balance adjust
32 FE I Focus error signal (Analog input)
33 TE I Tracking error signal (Analog input)
34 RFENV I RF envelope signal (Analog input)
35 OFT I Off track signal H : OFF TRACK
36 NRFDET I RF detect signal H : DETECT
37 BDO I Drop out signal H : DROP OUT
38 LDON O Laser ON signal H : ON
39 ARF I RF signal
40 IREF I Standard current input terminal
41 ADPVCC I Voltage for power supply monitor
60
61
80
120 21
40
41

14
14
DN-C615
42 DSLF O Loop filter for DSL
43 RFSW I Loop filter for DSL
44 PLLF O Loop filter for PLL
45 PLLFO O Loop filter for PLL
46 AVDD2 I Power supply for analog (DSL, PLL, AD)
47 AVSS2 I GND for analog (DSL, PLL, AD)
48 OUTL O Not used
49 AVSS1 I GND for analog (Audio output)
50 OUTR O Not used
51 AVDD1 I Power supply for analog (Audio output)
52 DVSS3 I GND for digital
53 DVDD3 I Power supply for digital
54 TMOD2 I Test terminal L : Normal
55 MON2 O Serial monitor signal 2
56 BCLK O Bit clock for serial data
57 SRDATA O Serial data signal
58 LRCK O L, R discernment signal
59 IOVDD2 I Power supply for IO
60 TX O Digital audio interface signal
61 MCLK I ucon command clock signal
62 MDATA I ucon command data signal
63 MLD I ucon command load signal L : LOAD
64 BLKCK O Sub code block clock signal (f=75Hz : Normal speed playback)
65 PWMSEL I PWM output mode select L : Direct H : 3 values
66 SMCK O Not used
67 SBCK I Not used
68 STAT O Status signal
69 NRST I Reset L : RESET
70 SPPOL O Not used
71 PMCK O Not used
72 DQSY O Pack signal for CD TEXT data
73 TXTD O CD TEXT data signal
74 TXTCK O Ext. clock signal input for CD TEXT resister
75 NTEST I Test terminal H : Normal
76 X2 O Not used
77 X1 I 16.9344MHz input terminal
78 DVSS1 I GND for digital
79 DVDD1 I Power supply for digital
80 MON1 O Serial monitor signal
Pin No. Pin Name I/O Function

15
15
DN-C615
AN8785SB
(IC202)
AN22002A
(IC203)
-+
-+
-+
-+
-+-+
-+-+-+-+
-+
-+-+-+-+-+-+
0.1µ
IN2-
IN2+
IN4 IN3 IN5 SVcc SGnd-Fin
IN1
(2.5V) H:2.5V
L or
HIZ :Vref
ch.4 SW
switch
PGnd2 PGnd1
16
M
1.25V
12 11 18 10 17 14 13 19 128 26 25 24
3
5
4
23 27 222
6
9821 15 20
7
MM
IN-
IN+
OUT
Vref
Protection
Circuit
Standby PVcc2
L: All mute
Hiz: ch2,4 ON
H: Active
[ Loading ] [ Traverse ]
[ Others ]
[ Spindle ] [ Focus ] [ Tracking ]
PVcc3 PVcc1
D2- D2+ D4- D4+ D1- D1+ D5- D5+
D3- D3+
Standby
Band-gap
Vcc/Vref
Reser Circuit
1
7
8
14 15
21
22
28
E
45
32
31
30
29
27
28
17
67811 12 13 14
9
10
15
22
23
21
20
19
18
2
1
3
16
25
26
24
RF_EQ
NRFDET
RFOUT
RFN
CAGC ARF CBD0 BD0 C0FTR 0FTR
AGC BD0 0FTR
CEA
3TOUT
NRFDET
FEN
TEN
TEBPF
VDET
TEOUT
FEOUT
3TENV
RFIN
-
+
-
+
-
+
-
+
-
+
-
+
-
+
-
+
AMP GCA BCA
SUB
SUB
VDET
AMP GCA BCA
AMP GCA
AMP GCA
BCA
BCA
A
C
B
D
F
B
+
D
A
+
C
F
E
VREF
VCCGND
FBAL
TBAL
GCTL
LD
PD
1
16
32
17

16
16
DN-C615
PCM 1716E (IC206)
BU2618FV (IC113)
PIN NAME I/O DESCRIPTION
1 LRCIN IN Left and Right Clock Input. This clock is equal to
the sampling rate - fS.(1)
2 DIN IN Serial Audio Data Input(1)
3 BCKIN IN Bit Clock Input for Serial Audio Data.(1)
4 CLKO OUT Buffered Output of Oscillator. Equivalent to
System Clock.
5 XTI IN Oscillator Input (External Clock Input)
6 XTO OUT Oscillator Output
7 DGND - Digital Ground
8V
DD
- Digital Power +5V
9V
CC2R
- Analog Power +5V
10 AGND2R
- Analog Ground
11 EXTR OUT Rch, Common Pin of Analog Output Amp
12 NC
- No Connection
13 VOUTR OUT Rch, Analog Voltage Output of Audio Signal
14 AGND1
- Analog Ground
15 VCC1
- Analog Power +5V
16 VOUTL OUT Lch, Analog Voltage Output of Audio Signal
17 NC
- No Connection
18 EXTL OUT Lch, Common Pin of Analog Output Amp
19 AGND2L
- Analog Ground
20 VCC2L
- Analog Power +5V
21 ZERO OUT Zero Data Flag
22 RST IN Reset. When this pin is low, the DF and
modulators are held in reset.(2)
23 CS/IWO IN Chip Select/Input Format Selection. When this
pin is low, the Mode Control is effective.(3)
24 MODE IN Mode Control Select. (H: Software, L: Hardware)
(2)
25 MUTE IN Mute Control
26 MD/DM0 IN Mode Control, DATA/De-emphasis Selection 1(2)
27 MC/DM1 IN Mode Control, BCK/De-emphasis Selection 2(2)
28 ML/I2S IN Mode Control, WDCK/Input Format Selection(2)
NOTES: (1) Pins 1, 2, 3; Schmitt Trigger input. (2) Pins 22, 24, 25, 26, 27,
28; Schmitt Trigger input with pull-up resister. (3) Pin 23; Schmitt Trigger
input with pull-down resister.
LRCIN
DIN
BCKIN
CLKO
XTI
XTO
DGND
V
DD
V
CC
2R
AGND2R
EXTR
NC
V
OUT
R
AGND1
ML/IIS
MC/DM1
MD/DM0
MUTE
MODE
CS/IWO
RST
ZERO
V
CC
2L
AGND2L
EXTL
NC
V
OUT
L
V
CC
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15

17
17
DN-C615
M66005FP (IC701)
RESET Reset Input
CS Chip Select Input
SCK Shift Clock Input
SDATA Serial Data Input
X
IN Clock Input
X
OUT Clock Output
DIG 00~ Digit Output
DIG 15
SEG 00~ Segment Output
SEG 35
P0, P1
V CC1
V CC2
Vss
Vp
Symbol Name Function
(Forwarding connection of segment output terminal.)
M66005FP Terminal Function
Initialzes internal state of M66005.
Able to communicate with MCU in "L" mode.
Command from MCU will be disregareded in "H" mode.
Shifts input data at rise from "L" to "H".
Inputs character code or command data needed to display from MSB.
Sets oscillation frquency by connecting external resistor and capacitor (maximum
oscillation frequency fosc (max)=1MHz). Also feasible to apply external clock. In this case,
inject external clock to Xin terminal and open Xout terminal.
Connect to digit terminal of VFD. DIG00~DIG15 correspond to the 1st figure to 16th figure
respectively.
Connect to segment terminal of VFD. For corresponding SEG00~SEG35 to segment
terminal of VFD, refer to the figure right.
Output port (static operation).
Positive power supply terminal for internal logic.
Positive power supply terminal for high tension output port.
GND terminal.
Negative power supply terminal for VFD drive.
in the right figure indicates 1 dot of segment, the figure in shows the segment output
terminal number (00~35) to be connected.
2 1
1 4
1 6
1 5
2 0
1 3
1 8
1 7
5 9
3 3
3 1
2 3
6 4
1 2
1
6 1
D i s p l a y C o n t r o l
R e g i s t e r
C h i p S e l e c t I n p u t
S h i t C l o c k I n p u t
S e r i a l D a t a I n p u t
C S
S C K
S D A T A
D i s p l a y C o d e R e g i s t e r
( 8 - b i t x 1 6 )
S e r i a l
R e c e p t i o n
C i r c u i t
c o d e
w r i t e
C o d e /
C o m m a n d
C o n t r o l C i r c u i t
R A M
w r i t e
D e c o d e rD e c o d e r
C G R O M
( 3 5 - b i t x 1 6 0 )
C G R O M
( 3 5 - b i t x 1 6 )
S e g m e n t
O u t p u t
C i r c u i t
S E G
S E G
S E G
S E G
0 0
2 6
2 7
3 5
S e g m e n t
O u t p u t
O u t p u t P o r t
( 2 - b i t )
P 0
P 1 O u t p u t P o r t
R e s e t I n p u t R E S E T
C l o c k I n p u t X I N
C l o c k O u t p u t X O U T
C l o c k
G e n e r a t i o n
C i r c u i t
c o d e s e l e c t
D i s p l a y C o n t r o l l e r
D i g i t O u t p u t
C i r c u i t
D I G
D I G
D I G
D I G
0 0
1 1
1 2
1 5
D i g i t O u t p u t
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
2 5
2 6
2 7
2 8
2 9
3 0
3 1
3 2
6 4
6 3
6 2
6 1
6 0
5 9
5 8
5 7
5 6
5 5
5 4
5 3
5 2
5 1
5 0
4 9
4 8
4 7
4 6
4 5
4 4
4 3
4 2
4 1
4 0
3 9
3 8
3 7
3 6
3 5
3 4
3 3
D I G
1 1
D I G
1 0
D I G
0 9
D I G
0 8
D I G
0 7
D I G
0 6
D I G
0 5
D I G
0 4
D I G
0 3
D I G
0 2
D I G
0 1
D I G
0 0
R E S E T
C S
S C K
S D A T A
P I
P O
V c c 1
X
o u t
X
i n
V s s
S E G
3 5
S E G
3 4
S E G
3 3
S E G
3 2
S E G
3 1
S E G
3 0
S E G
2 9
S E G
2 8
S E G
2 7
V p S E G
2 6
S E G
2 5
S E G
2 4
S E G
2 3
S E G
2 2
S E G
2 1
S E G
2 0
S E G
1 9
S E G
1 8
S E G
1 7
S E G
1 6
S E G
1 5
S E G
1 4
S E G
1 3
S E G
1 2
S E G
1 1
S E G
1 0
S E G
0 9
S E G
0 8
S E G
0 7
S E G
0 6
S E G
0 5
S E G
0 4
S E G
0 3
S E G
0 2
S E G
0 1
S E G
0 0
V c c 2
D I G
1 5
D I G
1 4
D I G
1 3
D I G
1 2
00 01 02 03 04
05 06 07 08 09
10 11 12 13 14
15 16 17 18 19
20 21 22 23 24
25 26 27 28 29
30 31 32 33 34
35

18
18
DN-C615
Vss
I/O4
I/O3
CAS
OE
A9
A8
A7
A6
A5
A4
Vss
Vcc
I/O1
I/O2
WE
RAS
NC
A10
A0
A1
A2
A3
Vcc
1
2
3
4
5
6
7
8
9
10
11
12
22
21
20
19
18
17
24
23
16
15
14
13
16M DRAM (IC204)
4M FLASH MEMORY (IC111)
4 3 2 1 32 31 30
A12 A15 A16 A18 VDD WE# A17
DQ1 DQ2
VSS
DQ3 DQ4 DQ5 DQ6
13
12
11
10
9
8
7
6
5
DQ0
A0
A1
A2
A3
A4
A5
A6
A7
21
22
23
24
25
26
27
28
29
DQ7
CE#
A10
OE#
A11
A9
A8
A13
A14
14 15 16 17 18 19 20
SN74LV02APW (IC107)
1Y
1A
1B
2Y
2A
2B
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
Vcc
4Y
4B
4A
3Y
3B
3A
NJM78M05FA(S) (IC118,902)
BA033T (IC901)
A OUTPUT
A –INPUT
A+INPUT
V
B OUTPUT
V
B –INPUT
B +INPUT
1
2
3
45
7
8
6
BA15218F (IC102,207)
1
2
Input GND
Output
FRONT
VIEW
NJM78L05AT (IC903)
Input GND
Output
FRONT
VIEW
NJM79L05AT (IC904)
Input
Common
Output
FRONT
VIEW
TC7WU04F
1
2
3
4
8
7
6
5
1A
3Y
2A
GND
Vcc
1Y
3A
2Y
PST600C (IC301)
FRONT
VIEW
D
D
V
GND
Output

19
19
DN-C615
TC9246F (IC114)
16
1
15
2
14
3
13
4
12
5
11
6
10
7
9
8
REF
VAR
Lock Ditection
Circuit Microcomputer Interface
VCO Selector
Phase
Comparator
Programmable Counter
VDD LOCK S2 S1 M2 M1 CKO Vss
REF
AMPI
AMPO
XI
XO
PD
VDDA
VSSA
TC74HCT7007AF (IC109, 112)
1
8
9
10
11
12
13
14
2
3
4
5
6
7
1A
1Y
2A
2Y
3A
3Y
GND
Vcc
6A
6Y
5A
5Y
4A
4Y
SN74LV541APW (IC104)
2
3
4
5
6
7
8
9
10
1
A1
A2
A3
A4
A5
A6
A7
A8
GND
G1
19
18
17
16
15
14
13
12
11
20
G2
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Vcc
D
Q
L
D
Q
L
D
Q
L
D
Q
L
D
Q
L
D
Q
L
D
Q
L
D
Q
L
D0 D1 D2 D3 D4 D5 D6 D7
LE
OE 1
23456 7 8 9
11
121314
1516
171819
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
SN74LV573APW (IC103)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE
D0
D1
D2
D3
D4
D5
D6
D7
GND
Vcc
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
LE
AN80L18RMS (IC205)
SN74LV244APW (IC116)
1
2
3
4
5
6
7
8
20
19
18
17
16
15
14
13
1OE
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
Vcc
2OE
1Y1
2A4
1Y2
2A3
1Y3
2A2
9
10
12
11
2Y1
GND
1Y4
2A1
1OE
1
1A1
2
1A2
4
1A3
6
1A4
8
18
16
14
12
1Y1
1Y2
1Y3
1Y4
2OE
19
2A1
11
2A2
13
2A3
15
2A4
17
9
7
5
3
2Y1
2Y2
2Y3
2Y4
5
4
3
SW
GND
NC
1
2
IN
OUT

20
20
DN-C615
TOP
VIEW
E
B
C
B
C
E
R1
R2
DTA114EK
R1
10ko hm /
R2
DTC Series
10ko hm /
DTA144ES 47ko hm /
DTA Series
2SB562(C)
2SD2144
FRONT
VIEW
B
C
E
1SS355
1SR35-400A
B
C
E
R1
R2
47ko hm /
1 TRANSISTORS
1 DIODES/LED
DTA114EK
DTC114EK
DTC114EK
R1
10ko hm /
R2
10ko hm /
FRONT
VIEW
B
C
E
DTA144ES
2SB709A
KTC2875B
S4VB20
TOP VIEW
GP1UM271XK (Remote Control Sensor)
(IC702)
GND V CC V
OUT
Head
Amp BPF Integrator
TOP VIEW
V
OUT
V
CC
GND
Limiter
Amp
Detector &
Comparator
Hysteresis
Comparator
1 OTHERS